pcf8591 NXP Semiconductors, pcf8591 Datasheet - Page 12
pcf8591
Manufacturer Part Number
pcf8591
Description
8-bit A/d And D/a Converter
Manufacturer
NXP Semiconductors
Datasheet
1.PCF8591.pdf
(28 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
pcf8591P
Manufacturer:
SANYO
Quantity:
20 200
Company:
Part Number:
pcf8591P
Manufacturer:
NXP
Quantity:
5 510
Company:
Part Number:
pcf8591T
Manufacturer:
PHILIPS
Quantity:
23
Part Number:
pcf8591T
Manufacturer:
PF
Quantity:
20 000
Part Number:
pcf8591T/2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf8591T/2,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf8591T/2512
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf8591TD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
8
The I
line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data
transfer may be initiated only when the bus is not busy.
8.1
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period
of the clock pulse as changes in the data line at this time will be interpreted as a control signal.
8.2
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the
clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is
defined as the stop condition (P).
2003 Jan 27
handbook, full pagewidth
handbook, full pagewidth
8-bit A/D and D/A converter
CHARACTERISTICS OF THE I
2
C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data
Bit transfer
Start and stop conditions
SDA
SCL
START condition
SDA
SCL
S
Fig.13 Definition of START and STOP condition.
2
C-BUS
data valid
data line
stable;
Fig.12 Bit transfer.
12
allowed
change
of data
STOP condition
MBC621
P
MBC622
SDA
SCL
Product specification
PCF8591