pca85162 NXP Semiconductors, pca85162 Datasheet - Page 20

no-image

pca85162

Manufacturer Part Number
pca85162
Description
Universal Lcd Driver For Low Multiplex Rates
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca85162T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca85162T/Q900/1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
pca85162T/Q900/1
Quantity:
49
Company:
Part Number:
pca85162T/Q900/1
Quantity:
20
Part Number:
pca85162TQ9001
Manufacturer:
SHARP
Quantity:
4 106
NXP Semiconductors
PCA85162_1
Product data sheet
7.16.5 I
7.16.6 Input filters
7.16.7 I
The PCA85162 acts as an I
transmit data to an I
the acknowledge signals of the selected devices. Device selection depends on the
I
subaddress.
In single device applications, the hardware subaddress inputs A0, A1, and A2 are
normally tied to V
applications A0, A1, and A2 are tied to V
no two devices with a common I
subaddress.
To enhance noise immunity in electrically adverse environments, RC low-pass filters are
provided on the SDA and SCL lines.
Two I
PCA85162. The entire I
Table 7.
The PCA85162 is a write-only device and will not respond to a read access, therefore bit 0
should always be logic 0. Bit 1 of the slave address byte, that a PCA85162 will respond to,
is defined by the level tied to its SA0 input (V
Having two reserved slave addresses allows the following on the same I
Bit
2
2
2
Fig 14. Acknowledgement of the I
C-bus slave address, on the transferred command data and on the hardware
C-bus controller
C-bus protocol
2
C-bus slave addresses (0111 000 and 0111 001) are used to address the
by transmitter
data output
by receiver
data output
SCL from
Slave address
7
MSB
0
I
2
master
C slave address byte
All information provided in this document is subject to legal disclaimers.
SS
2
condition
6
1
which defines the hardware subaddress 0. In multiple device
C-bus master receiver. The only data output from the PCA85162 are
START
S
Rev. 01 — 19 April 2010
2
C-bus slave address byte is shown in
2
C-bus slave receiver. It does not initiate I
5
1
2
C-bus slave address have the same hardware
2
1
C-bus
4
1
SS
Universal LCD driver for low multiplex rates
or V
SS
2
DD
for logic 0 and V
3
0
using a binary coding scheme, so that
not acknowledge
2
0
acknowledge
Table
8
DD
for logic 1).
PCA85162
acknowledgement
7.
2
clock pulse for
1
SA0
C-bus transfers or
© NXP B.V. 2010. All rights reserved.
2
C-bus:
9
mbc602
0
LSB
R/W
20 of 42

Related parts for pca85162