cs5317 Cirrus Logic, Inc., cs5317 Datasheet - Page 18

no-image

cs5317

Manufacturer Part Number
cs5317
Description
16-bit, 20 Khz Oversampling A/d Converter
Manufacturer
Cirrus Logic, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5317-KD
Manufacturer:
CRYSTAL
Quantity:
159
Part Number:
cs5317-KP
Manufacturer:
CRYSTAL
Quantity:
5 510
Part Number:
cs5317-KP
Manufacturer:
CRYSTAL
Quantity:
364
Part Number:
cs5317-KS
Quantity:
15
Part Number:
cs5317-KS
Manufacturer:
CS
Quantity:
20 000
Part Number:
cs5317-KSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
cs5317KP
Quantity:
4
MODE - Mode Set, PIN 7.
VCOIN - VCO Input, PIN 18.
PHDT - Phase Detect, PIN 17.
Inputs
AIN - Analog Input, PIN 11.
DOE - Data Output Enable, PIN 3.
RST - Sample Clock Reset, PIN 16.
Outputs
DOUT - Data Output Flag, PIN 8.
DATA - Data Output, PIN 6.
CLKOUT - Data Output Clock, PIN 5.
REFBUF - Positive Voltage Reference Noise Buffer, PIN 12.
18
Determines the internal clocking mode utilized by the CS5317. Connect to +5V to select
CLKG1 mode. Connect to DGND to select CLKG2 mode. Connect to -5V to select CLKOR
mode. This pin becomes equivalent to FSYNC in the CSZ5316 compatible mode.
This pin is typically connected to PHDT. A capacitor and resistor in series connected between
VA+ and this pin sets the filter response of the on-chip phase locked loop.
This pin is typically connected to VCOIN. A capacitor and resistor in series connected between
VA+ and this pin sets the filter response of the on-chip phase locked loop.
Three-state control for serial output interface. When low, DATA, DOUT, and CLKOUT are
active. When high, they are in a high impedance state.
Sets phase of CLKOUT. Functions only in the clock override mode, CLKOR. Used to
synchronize the output samples of multiple CS5317’s. Must be kept high in CLKG1 or CLKG2
modes. Also, tying this pin low, with MODE not tied to - 5V, will place the CS5317 into
CSZ5316 compatible mode.
The falling edge indicates the start of serial data output on the DATA pin. The rising edge
indicates the end of serial data output.
Serial data output pin. Converted data is clocked out on this pin by the rising edge of
CLKOUT. Data is sent MSB first in two’s complement format.
Serial data output clock. Data is clocked out on the rising edge of this pin. The falling edge
should be used to latch data. Since CLKOUT is a free running clock, DOUT can be used to
indicate valid data.
Used to attenuate noise on the internal positive voltage reference. Must be connected to the
analog ground through a 0.1 F ceramic capacitor.
CS5317
DS27F4

Related parts for cs5317