adc12l063civy National Semiconductor Corporation, adc12l063civy Datasheet

no-image

adc12l063civy

Manufacturer Part Number
adc12l063civy
Description
12-bit, 62 Msps, 354 Mw A/d Converter With Internal Sample-and-hold
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC12L063CIVY
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
adc12l063civy/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
© 2002 National Semiconductor Corporation
ADC12L063
12-Bit, 62 MSPS, 354 mW A/D Converter with Internal
Sample-and-Hold
General Description
The ADC12L063 is a monolithic CMOS analog-to-digital con-
verter capable of converting analog input signals into 12-bit
digital words at 62 Megasamples per second (MSPS), mini-
mum. This converter uses a differential, pipelined architec-
ture with digital error correction and an on-chip sample-and-
hold circuit to minimize die size and power consumption
while providing excellent dynamic performance. Operating
on a single 3.3V power supply, this device consumes just
354 mW at 62 MSPS, including the reference current. The
Power Down feature reduces power consumption to just 50
mW.
The differential inputs provide a full scale input swing equal
to
of the differential input is recommended for optimum perfor-
mance. For ease of use, the buffered, high impedance,
single-ended reference input is converted on-chip to a differ-
ential reference for use by the processing circuitry. Output
data format is 12-bit offset binary.
This device is available in the 32-lead LQFP package and
will operate over the industrial temperature range of −40˚C to
+85˚C.
Connection Diagram
±
V
REF
with the possibility of a single-ended input. Full use
DS200263
Features
n Single supply operation
n Low power consumption
n Power down mode
n On-chip reference buffer
Key Specifications
n Resolution
n Conversion Rate
n Bandwidth
n DNL
n INL
n SNR
n SFDR
n Data Latency
n Supply Voltage
n Power Consumption, 62 MHz
Applications
n Ultrasound and Imaging
n Instrumentation
n Cellular Base Stations/Communications Receivers
n Sonar/Radar
n xDSL
n Wireless Local Loops
n Data Acquisition Systems
n DSP Front Ends
20026301
+3.3V
November 2002
6 Clock Cycles
62 MSPS(min)
±
±
www.national.com
354 mW(typ)
0.5 LSB(typ)
1.0 LSB(typ)
66 dB(typ)
78 dB(typ)
±
170MHz
300 mV
12 Bits

Related parts for adc12l063civy

adc12l063civy Summary of contents

Page 1

... This device is available in the 32-lead LQFP package and will operate over the industrial temperature range of −40˚C to +85˚C. Connection Diagram © 2002 National Semiconductor Corporation Features n Single supply operation n Low power consumption n Power down mode ...

Page 2

... Ordering Information Industrial (−40˚C ≤ T ADC12L063CIVY ADC12L063CIVYX ADC12L063EVAL Block Diagram www.national.com ≤ +85˚C) Package A 32 Pin LQFP 32 Pin LQFP Tape and Reel Evaluation Board 2 20026302 ...

Page 3

Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I − REF DIGITAL I/O 10 CLK Equivalent Circuit ...

Page 4

Pin Descriptions and Equivalent Circuits Pin No. Symbol 14–19, D0–D11 22–27 ANALOG POWER AGND DIGITAL POWER DGND GND www.national.com (Continued) Equivalent Circuit ...

Page 5

Absolute Maximum Ratings 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications – Voltage on Any Input or ...

Page 6

DC and Logic Electrical Characteristics Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V 0V +1.0V MHz, t REF CLK other limits ...

Page 7

DC and Logic Electrical Characteristics Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V 0V +1.0V MHz, t REF CLK other limits ...

Page 8

AC Electrical Characteristics Note 8: To guarantee accuracy required that |V Note 9: With the test condition for V = +1.0V (2V REF Note 10: Typical figures are 25˚C, and represent most likely ...

Page 9

Specification Definitions APERTURE DELAY is the time after the rising edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...

Page 10

Timing Diagram Transfer Characteristic www.national.com Output Timing FIGURE 1. Transfer Characteristic 10 20026309 20026310 ...

Page 11

Typical Performance Characteristics otherwise stated DNL vs DNL vs. Temperature INL vs. Clock Duty Cycle 3.3V DNL vs. Clock Duty Cycle 20026359 20026358 20026363 11 = 62MHz, f ...

Page 12

Typical Performance Characteristics otherwise stated (Continued) SNR vs SNR vs. Clock Duty Clock Cycle SNR vs. Temperature www.national.com 3.3V 20026364 20026371 20026372 12 = 62MHz ...

Page 13

Typical Performance Characteristics otherwise stated (Continued) THD vs. f CLK THD vs. V REF SINAD vs 3.3V THD vs. Clock Duty Cycle 20026374 20026375 20026376 13 = 62MHz, ...

Page 14

Typical Performance Characteristics otherwise stated (Continued) SINAD vs. Duty Cycle SINAD vs. Temperature SFDR vs. f CLK www.national.com 3.3V 20026383 20026384 SFDR vs. Duty Cycle 20026386 14 = 62MHz, f ...

Page 15

Typical Performance Characteristics otherwise stated (Continued) SFDR vs. V REF 3.3V SFDR vs. Temperature 20026387 15 = 62MHz MHz unless CLK IN 20026390 www.national.com ...

Page 16

Functional Description Operating on a single +3.3V supply, the ADC12L063 uses a pipelined architecture and has error correction circuitry to help ensure maximum performance. Differential analog input signals are digitized to 12 bits. Each analog input signal should have a ...

Page 17

Applications Information 20026312 FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion For differential operation, each analog input signal should have a peak-to-peak voltage equal to the input reference voltage ...

Page 18

Applications Information bypassing and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 20 pF/pin will cause t OD difficult to properly latch the ADC output data. The result could be an apparent ...

Page 19

Applications Information FIGURE 5. Differential Drive Circuit of Figure 4 FIGURE 6. Driving the Signal Inputs with a Transformer (Continued) 19 20026314 20026315 www.national.com ...

Page 20

Applications Information 4.0 POWER SUPPLY CONSIDERATIONS The power supply pins should be bypassed with a 10 µF capacitor and with a 0.1 µF ceramic chip capacitor within a centimeter of each power pin. Leadless chip capacitors are preferred because they ...

Page 21

Applications Information which they are used. Inductors should not be placed side by side, even with just a small part of their bodies beside each other. The analog input should be isolated from noisy signal traces to avoid coupling of ...

Page 22

... National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. inches (millimeters) 32-Lead LQFP Package Ordering Number ADC12L063CIVY NS Package Number VBE32A 2. A critical component is any component of a life ...

Related keywords