pca9502 NXP Semiconductors, pca9502 Datasheet
pca9502
Available stocks
Related parts for pca9502
pca9502 Summary of contents
Page 1
... I/O expander with I Rev. 03 — 13 October 2006 1. General description The PCA9502 is an 8-bit I/O expander with very small HVQFN24 package, which makes it ideally suitable for hand-held, battery operated applications. The device also supports software reset, which allows the host to reset the device at any time, independent of the hardware reset signal ...
Page 2
... NXP Semiconductors 4. Ordering information Table 1. Type number PCA9502BS 5. Block diagram Fig 1. Block diagram of PCA9502 I Fig 2. Block diagram of PCA9502 SPI interface PCA9502_3 Product data sheet Ordering information Package Name Description HVQFN24 plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 ...
Page 3
... V Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface terminal 1 index area RESET PCA9502BS Transparent top view b. SPI interface [1] 2 C-bus interface is selected if this 2 C-bus device address select A0. If SPI 2 C-bus confi ...
Page 4
... Signals after reset Reset state inputs HIGH by external pull-up Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface . DD 2 C-bus or SPI interface (selectable through © NXP B.V. 2006. All rights reserved. ...
Page 5
... NXP Semiconductors 7.2 Interrupts The PCA9502 has interrupt generation capability. The interrupt enable register (IOIntEna) enables interrupts due to I/O pin change of state, and the IRQ signal in response to an interrupt generation. 8. Register descriptions The programming combinations for register selection are shown in Table 5. Register name ...
Page 6
... IOState register, the interrupt is de-asserted, assuming there were no additional input(s) that changed, and bit 4 of the IOState register will read ‘1’. The next read of the IOState register should now read ‘0’. Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface © ...
Page 7
... The bus is considered to be busy after the START condition and SDA SCL data line stable; data valid 2 C-bus S START condition 6). The clock pulse related to the acknowledge bit is generated by the master. Rev. 03 — 13 October 2006 PCA9502 2 C-bus/SPI interface Figure 4). The data on the SDA change of data allowed mba607 P STOP condition Figure 7). © ...
Page 8
... ACK byte complete, interrupt within receiver Figure 8. Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface ACK clock line held LOW while interrupt is serviced transmitter stays off of the bus during the acknowledge clock ...
Page 9
... C-bus network has a unique seven-bit address. The address where the R/W bit could indicate either direction. After completing the transfer Figure 9. Note that the repeated START allows for both change of a slave Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface ...
Page 10
... A read acknowledge acknowledge data transferred (n bytes + acknowledge) R/W A DATA A Sr acknowledge acknowledge repeated write START condition Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface DATA A P acknowledge STOP condition DATA NA P not acknowledge STOP condition data transferred (n bytes + acknowledge) SLAVE ADDRESS ...
Page 11
... SDA line. The first byte after the START condition carries the address of the slave device and the read/write bit. be selected by using A1 and A0 pins. For example, if these 2 pins are connected to V then the PCA9502’s address is set to 0x90, and the master communicates with it through this address. Table 11. ...
Page 12
... The last byte of the read cycle will be followed by a negative acknowledge, signalling the end of transfer. The cycle is terminated by a STOP signal. S SLAVE ADDRESS W White block: host to PCA9502 Grey block: PCA9502 to host Fig 11. Master read from Slave Table 12. Bit 7 6:3 2:1 ...
Page 13
... R A[3:0] = register address R/W R A[3:0] = register address Register address byte (SPI) Name Function R/W 1: read from PCA9502 0: write to PCA9502 A[3:0] internal register select - not used, set not used Limiting values Parameter supply voltage input voltage input current output current total power dissipation ...
Page 14
... 1 [1] input [1] input 5 Rev. 03 — 13 October 2006 PCA9502 2 C-bus/SPI interface Min Max Min Max 2.3 2.7 3.0 3.6 - 750 - 750 - 600 - 600 [1] 1.6 5.5 2.0 5 ...
Page 15
... Product data sheet …continued = +85 C; unless otherwise specified. amb Conditions [1] input 5 +85 C; refer to V amb [1] Conditions SCL LOW to data out valid Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface Min Max Min [1] 1.6 5.5 2 ...
Page 16
... I/O expander with I C-bus/SPI interface bit 0 STOP acknowledge LSB condition (A) (R/W) ( VD;DAT VD;ACK SU;STO 002aab489 A A DATA t d1 002aab255 ACK from slave ACK from master R A SLAVE ADDRESS DATA t d5 PCA9502 A P 002aab877 © NXP B.V. 2006. All rights reserved ...
Page 17
... Conditions C = 100 100 SCLKL SCLKL t t SCLKL SCLKH t h(SI-SCLK Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface and V with an input voltage 2 Min Max Min - 100 - 100 - 100 ...
Page 18
... R/W SO IRQ R A[3:0] = IOState (0x0B) Fig 18. Read IOState to clear GPIO INT PCA9502_3 Product data sheet d13 Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface 002aab879 © NXP B.V. 2006. All rights reserved ...
Page 19
... 4.1 2.75 4.1 2.75 0.5 2.5 3.9 2.45 3.9 2.45 REFERENCES JEDEC JEITA MO-220 - - - Rev. 03 — 13 October 2006 2 8-bit I/O expander with I C-bus/SPI interface detail 0.5 2.5 0.1 0.05 0.05 0.1 0.3 EUROPEAN PROJECTION PCA9502 SOT616 ISSUE DATE 04-11-19 05-03-10 © NXP B.V. 2006. All rights reserved ...
Page 20
... Package placement • Inspection and repair • Lead-free soldering versus PbSn soldering 16.3 Wave soldering Key characteristics in wave soldering are: PCA9502_3 Product data sheet 8-bit I/O expander with I Rev. 03 — 13 October 2006 PCA9502 2 C-bus/SPI interface © NXP B.V. 2006. All rights reserved ...
Page 21
... Lead-free process (from J-STD-020C) Package reflow temperature ( C) 3 Volume (mm ) < 350 260 260 250 Figure 20. Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface Figure 20) than a PbSn process, thus 350 220 220 350 to 2000 > 2000 260 260 250 ...
Page 22
... MSL: Moisture Sensitivity Level Abbreviations Description General Purpose Input/Output Inter Integrated Circuit bus Input/Output Liquid Crystal Display Power-On Reset Serial Peripheral Interface Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface peak temperature © NXP B.V. 2006. All rights reserved. time 001aac844 ...
Page 23
... Product data sheet 8-bit I/O expander with I Data sheet status Change notice Product data sheet - characteristics”, sub-section “Supplies”: Product data sheet - Product data sheet - Rev. 03 — 13 October 2006 PCA9502 2 C-bus/SPI interface Supersedes PCA9502_2 PCA9502_1 - © NXP B.V. 2006. All rights reserved ...
Page 24
... Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners C-bus — logo is a trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com Rev. 03 — 13 October 2006 PCA9502 2 8-bit I/O expander with I C-bus/SPI interface © NXP B.V. 2006. All rights reserved ...
Page 25
... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2006. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com PCA9502 2 C-bus/SPI interface All rights reserved. Date of release: 13 October 2006 Document identifier: PCA9502_3 ...