adv7441a Analog Devices, Inc., adv7441a Datasheet - Page 14

no-image

adv7441a

Manufacturer Part Number
adv7441a
Description
10-bit Integrated, Multiformat Sdtv/hdtv Video Decoder, Rgb Graphics Digitizer, And 2 1 Multiplexed Hdmi/dvi Interface
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7441aBSTZ-110
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adv7441aBSTZ-110/170
Manufacturer:
ADI
Quantity:
210
Part Number:
adv7441aBSTZ-170
Manufacturer:
ADI
Quantity:
364
Part Number:
adv7441aBSTZ-170
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adv7441aBSTZ-170
Manufacturer:
ST
0
Part Number:
adv7441aBSTZ-170
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adv7441aBSTZ-5P
Manufacturer:
TDK
Quantity:
500
Part Number:
adv7441aBSTZ-5P
Manufacturer:
AD
Quantity:
11
Part Number:
adv7441aBSTZ-5P
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
adv7441aBSTZ-5P
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adv7441aSTZ-170
Manufacturer:
ADI
Quantity:
155
ADV7441A
FUNCTIONAL OVERVIEW
The following overview provides a brief description of the
functionality of the ADV7441A. More details are available in
the Theory of Operation section.
ANALOG FRONT END
The analog front end of the ADV7441A provides four high quality
10-bit ADCs to enable 10-bit video decoding, a multiplexer with
12 analog input channels to enable multisource connection
without the requirement of an external multiplexer, and four
current and voltage clamp control loops to ensure that dc offsets
are removed from the video signal. SCART functionality and
standard definition RGB overlay with CVBS are controlled by
the FB input.
HDMI RECEIVER
The ADV7441A is compatible with the HDMI 1.3 specification.
The ADV7441A supports all HDTV formats up to 1080p and
all display resolutions up to UXGA (1600 × 1200 @ 60 Hz).
The device includes the following features:
STANDARD DEFINITION PROCESSOR PIXEL DATA
OUTPUT MODES
The ADV7441A features the following SDP output modes:
COMPONENT PROCESSOR PIXEL DATA OUTPUT
MODES
The ADV7441A features single data rate outputs as follows:
Adaptive front-end equalization for HDMI operation with
cable lengths up to 30 meters.
Synchronization conditioning for higher performance in
strenuous conditions.
Audio mute for removing extraneous noise.
Programmable data island packet interrupt generator.
8-/10-bit ITU-R BT.656 4:2:2 YCrCb with embedded time
codes and/or HS, VS, and FIELD.
16-/20-bit YCrCb 4:2:2 with embedded time codes and/or
HS, VS, and FIELD.
24-/30-bit YCrCb 4:4:4 with embedded time codes and/or
HS, VS, and FIELD.
8-/10-bit 4:2:2 YCrCb for 525i and 625i.
16-/20-bit 4:2:2 YCrCb for all standards.
24-/30-bit 4:4:4 YCrCb/RGB for all standards.
Rev. B | Page 14 of 28
COMPOSITE AND S-VIDEO PROCESSING
The ADV7441A supports NTSC (M/J/4.43), PAL (B/D/I/G/H/
M/N/Nc/60), and SECAM (B/D/G/K/L) standards for CVBS
and S-Video formats. Superadaptive 2D, 5-line comb filters for
NTSC and PAL provide superior chrominance and luminance
separation for composite video.
The composite and S-Video processing functionality also
includes fully automatic detection of switching among
worldwide standards (PAL/NTSC/SECAM); automatic gain
control (AGC) with white peak mode to ensure that the video
is processed without compromising the video processing range;
Adaptive Digital Line Length Tracking (ADLLT™); and proprietary
architecture for locking to weak, noisy, and unstable sources
from VCRs and tuners. The IF filter block compensates for high
frequency luma attenuation due to the tuner SAW filter.
Other features include chroma transient improvement (CTI);
luminance digital noise reduction (DNR); color controls for
hue, brightness, saturation, contrast; Cr and Cb offset controls;
certified Macrovision copy protection detection on composite
and S-Video for all worldwide formats (PAL/NTSC/SECAM);
4× oversampling (54 MHz) for CVBS, S-Video, and YUV modes;
line-locked clock output (LLC); support for letterbox detection;
a free-run output mode for stable timing when no video input
is present; a vertical blanking interval data processor; teletext;
a video programming system (VPS); vertical interval time codes
(VITC); closed captioning (CC) and extended data service (EDS);
wide-screen signaling (WSS); a copy generation management
system (CGMS); clocking from a single 28.63636 MHz crystal;
and subcarrier frequency lock (SFL) output for downstream
video encoders.
The differential gain of the ADV7441A is 0.6% typical, and
differential phase is 0.3° typical.

Related parts for adv7441a