dp83846a National Semiconductor Corporation, dp83846a Datasheet - Page 37

• Manufacturer Part Number: dp83846a
• Description: Dsphyter ? Single 10/100 Ethernet Transceiver
• Manufacturer: National Semiconductor Corporation

5.2 Extended Registers
This register provides a single location within the register set for quick access to commonly accessed information.
15:14
Bit
13
12
11
10
9
8
False Carrier Sense
Receive Error Latch
Descrambler Lock
Page Received
Polarity Status
Signal Detect
RESERVED
Bit Name
Latch
Table 16. PHY Status Register (PHYSTS), address 0x10
0, RO/LH
0, RO/LH
0, RO/LL
0, RO/LL
Default
0, RO
0, RO
0, RO
RESERVED: Write ignored, read as 0.
Receive Error Latch:
This bit will be cleared upon a read of the RECR register.
1 = Receive error event has occurred since last read of RXERCNT
(address 0x15, Page 0).
0 = No receive error event has occurred.
Polarity Status:
This bit is a duplication of bit 4 in the 10BTSCR register. This bit will
be cleared upon a read of the 10BTSCR register, but not upon a
read of the PHYSTS register.
1 = Inverted Polarity detected.
0 = Correct Polarity detected.
False Carrier Sense Latch:
This bit will be cleared upon a read of the FCSR register.
1 = False Carrier event has occurred since last read of FCSCR (ad-
dress 0x14).
0 = No False Carrier event has occurred.
100Base-TX unconditional Signal Detect from PMD.
100Base-TX Descrambler Lock from PMD.
Link Code Word Page Received:
This is a duplicate of the Page Received bit in the ANER register,
but this bit will not be cleared upon a read of the PHYSTS register.
1 = A new Link Code Word Page has been received. Cleared on
read of the ANER (address 0x06, bit 1).
0 = Link Code Word Page has not been received.
37
Description
www.national.com