lan91c100 Standard Microsystems Corp., lan91c100 Datasheet - Page 40

no-image

lan91c100

Manufacturer Part Number
lan91c100
Description
Feast ? Ast Ethernet Controller
Manufacturer
Standard Microsystems Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lan91c100FD-SS
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan91c100FDQFP
Manufacturer:
SMSC
Quantity:
1 831
Part Number:
lan91c100FDQFP
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
lan91c100FDTQFP
Manufacturer:
SMSC
Quantity:
1 831
Part Number:
lan91c100FDTQFP
Manufacturer:
SMSC
Quantity:
20 000
I/O SPACE - BANK2
POINTER REGISTER The value of this register
determines the address to be accessed within
the transmit or receive areas.
increment on accesses to the data register when
AUTO INCR. is set. The increment is by one for
every byte access, by two for every word
access, and by four for every double word
access. When RCV is set, the address refers to
the receive area and uses the output of RX FIFO
as the packet number, when RCV is clear the
address refers to the transmit area and uses the
packet number at the Packet Number Register.
READ Determines the type of access to follow.
If the READ bit is high, the operation intended is
a read. If the READ bit is low, the operation is a
write.
READ bit high, generates a pre-fetch into the
Data Register for read purposes.
Readback of the pointer will indicate the value of
the address last accessed by the CPU (rather
than the last pre-fetched).
interrupt routine that uses the pointer, to save it
and restore it without affecting the process being
interrupted.
BYTE
BYTE
HIGH
LOW
OFFSET
Loading a new pointer value, with the
6
RCV
0
0
AUTO
INCR.
0
0
POINTER REGISTER
This allows any
It will auto-
READ
NAME
0
0
ETEN
POINTER LOW
40
0
0
The Pointer Register should not be loaded until
the CPU has verified that the NOT EMPTY bit is
clear to ensure that the Data Register FIFO is
empty. On reads, if IOCHRDY is not connected
to the host, the Data Register should not be
read before 370ns after the pointer was loaded
to allow the Data Register FIFO to fill.
If the pointer is loaded using 8 bit writes, the low
byte should be loaded first and the high byte
last.
ETEN
underrun detection.
clear.
NOT EMPTY When set, indicates that the Write
Data FIFO is not empty yet. The CPU can verify
that the FIFO is empty before loading a new
pointer value. This is a read only bit.
Note: If AUTO INCR. is not set, the pointer must
be loaded with an even value.
EMPTY
NOT
0
0
When set, enables EARLY Transmit
NOT EMPTY is
a read only bit
READ/WRITE
TYPE
0
0
Normal operation when
POINTER HIGH
0
0
SYMBOL
PTR
0
0

Related parts for lan91c100