lan9218 Standard Microsystems Corp., lan9218 Datasheet - Page 60
![no-image](/images/no-image-200.jpg)
lan9218
Manufacturer Part Number
lan9218
Description
Lan9218 High-performance Single-chip 10/100 Ethernet Controller With Hp Auto-mdix Support
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9218.pdf
(132 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lan9218-MT
Manufacturer:
Standard
Quantity:
715
Part Number:
lan9218-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan9218I-MT
Manufacturer:
Standard
Quantity:
1 981
Company:
Part Number:
lan9218I-MT
Manufacturer:
SMSC
Quantity:
6
Part Number:
lan9218I-MT
Manufacturer:
SMSC
Quantity:
20 000
Revision 2.3 (08-06-08)
4.3.4
4.3.5
4.3.6
4.4
4.4.1
4.4.2
Descrambling
The descrambler performs an inverse function to the scrambler in the transmitter and also performs
the Serial In Parallel Out (SIPO) conversion of the data.
During reception of IDLE (/I/) symbols. the descrambler synchronizes its descrambler key to the
incoming stream. Once synchronization is achieved, the descrambler locks on this key and is able to
descramble incoming data.
Special logic in the descrambler ensures synchronization with the remote PHY by searching for IDLE
symbols within a window of 4000 bytes (40us). This window ensures that a maximum packet size of
1514 bytes, allowed by the IEEE 802.3 standard, can be received with no interference. If no IDLE-
symbols are detected within this time-period, receive operation is aborted and the descrambler re-starts
the synchronization process.
The descrambler can be bypassed by setting bit 0 of register 31.
Alignment
The de-scrambled signal is then aligned into 5-bit code-groups by recognizing the /J/K/ Start-of-Stream
Delimiter (SSD) pair at the start of a packet. Once the code-word alignment is determined, it is stored
and utilized until the next start of frame.
5B/4B Decoding
The 5-bit code-groups are translated into 4-bit data nibbles according to the 4B/5B table. The SSD,
/J/K/, is translated to “0101 0101” as the first 2 nibbles of the MAC preamble. Reception of the SSD
causes the PHY to assert the internal RX_DV signal, indicating that valid data is available on the
Internal RXD bus. Successive valid code-groups are translated to data nibbles. Reception of either the
End of Stream Delimiter (ESD) consisting of the /T/R/ symbols, or at least two /I/ symbols causes the
PHY to de-assert the internal carrier sense and RX_DV.
These symbols are not translated into data.
Data to be transmitted comes from the MAC layer controller. The 10Base-T transmitter receives 4-bit
nibbles from the MII at a rate of 2.5MHz and converts them to a 10Mbps serial data stream. The data
stream is then Manchester-encoded and sent to the analog transmitter, which drives a signal onto the
twisted pair via the external magnetics.
The 10M transmitter uses the following blocks:
10M Transmit Data across the internal MII bus
The MAC controller drives the transmit data onto the internal TXD BUS. When the controller has driven
TX_EN high to indicate valid data, the data is latched by the MII block on the rising edge of TX_CLK.
The data is in the form of 4-bit wide 2.5MHz data.
Manchester Encoding
The 4-bit wide data is sent to the TX10M block. The nibbles are converted to a 10Mbps serial NRZI
data stream. The 10M PLL locks onto the external clock or internal oscillator and produces a 20MHz
10Base-T Transmit
MII (digital)
TX 10M (digital)
10M Transmitter (analog)
10M PLL (analog)
DATASHEET
60
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX Support
SMSC LAN9218
Datasheet