qt1100a Quantum Research Group, qt1100a Datasheet - Page 31

no-image

qt1100a

Manufacturer Part Number
qt1100a
Description
10 Key Qtouch? Sensor Ic
Manufacturer
Quantum Research Group
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
qt1100a-ISG
Manufacturer:
RICOH
Quantity:
12 000
Table 4-1 Serial / EEPROM Setups Block
Data can be sent from the host to the QT1100A in a block of hex data over a serial port. A Setups block received via serial transmission is loaded into RAM (and also into EEPROM
if one is connected). Setups mode is initiated by sending two sequential 0x01 commands to the device. If each byte in the block load sequence is not within 100ms of the preceding
byte, the command will fail and default values or EEPROM values will be used instead of the received Setups block.
EEPROM Setups are a copy of RAM Setups except that EEPROM location 0 will contain 0xD6. Location 0 of the EEPROM must contain 0xD6 or it will not be read. The Setups
block can also be preloaded into EEPROM to control stand-alone (scanport) mode. If the initial 0xD6 is read at power-up, the remainder of the EEPROM is then loaded (provided
the EEPROM CRC is acceptable). EEPROM address location 1 corresponds to Setups block byte 0. If the last EEPROM byte is also fixed at 0xD6 in place of a CRC, EEPROM
CRC checking is disabled.
Note: After any Setups changes, the part should be recalibrated using 0x03 (Enter Cal mode).
LQ
10..19
20..29
0..9
30
31
32
33
34
35
Block Byte #
0x00..0x09
0x0A..0x13
0x14..0x1D
0x1E
0x1F
0x20
0x21
0x22
0x23
Parameter
Neg thresh
Unused
Neg hyst
Neg drift comp rate
Neg recal delay
AKS enable
Unused
Error Key
Key To LED
Normal det int limit
Pos thresh
Pos hyst
Pos drift comp rate
Pos recal delay
Fast (neg) DI Limit
LED Polarity
Neg Thresh Mode
Sync Enable
Sync pin mode
Lower BL Limit
Control bits
Host CRC
Block length
Unused
Unused
Unused
NDCR
PDCR
KEYO
HCRC
NTHR
NHYS
PTHR
PHYS
LEDP
SYNC
Sym
NDIL
LBLL
NRD
AKS
PRD
FDIL
NTM
K2L
EK
SE
BS
BR
-
Byte
Len
10
10
10
36
1
1
1
1
1
1
Range
0..255
Valid
0..15
0..15
0..15
1..15
2..15
0..15
0..15
0..15
1..15
0..3
0, 1
0, 1
0, 1
0, 1
0, 1
0, 1
0, 1
0, 1
0..7
0..3
-
-
-
Bits
4
2
2
4
4
1
1
1
1
4
4
4
4
4
4
1
1
1
1
8
1
2
3
2
8
Scope
Device
Device
Device
Device
Device
Device
Device
Key
10
10
10
10
10
10
10
1
1
1
1
1
1
1
1
-
-
-
<computed value>
5 (14.42s @3ms)
7 (2.18s @3ms)
5 (0.68s @3ms)
7 (1.03s @3ms)
3 (binary ‘11’)
0 (disable)
0 (normal)
0 (disable)
Default
1 (9600)
0 (fixed)
0 (level)
2 (3ms)
Value
0 (off)*
0 (off)*
0 (off)
0x03
31
9
0
3
0
2
5
1
5
Upper nibble = Neg threshold; 0 = key disabled
Bit_3, 2: Unused
Lower nibble = Neg hysteresis, 3 = 12.5%, 2 = 25%, 1 = 50%, 0 = 0%
Upper nibble = NDCR; 0 = no NDC (via LUT, page 32)
Lower nibble = NRD; 0 = infinite (via LUT, page 34)
Bit_7: 1 = AKS enable (each key)
Bit_6: Unused
Bit_5: EK - Key forced active on major error (each key)
Bit_4: 1 = Key to LED function enable (each key)
Lower nibble = Norm DI Limit; Thresh crossings to detection; min = 1
Upper nibble = Pos threshold; sets sensitivity to +recal
Lower nibble = Pos hysteresis, counts down from +thresh
Upper nibble = PDCR; 0 = no PDC; (via LUT, page 33)
Lower nibble = PRD; (via LUT, page 35)
Upper nibble = Fast Neg DI limit; min = 1
Bit_3: 1 = LED pin is inverted
Bit_2: 1 = Ratiometric neg thesh; 0 = fixed thresholds.
Bit_1: 1 = Sync enabled (default = 0, disabled)
Bit_0: SYNC mode (default = 0, level; 1 = edge)
Lower limit of acceptable burst length; below this, declares error.
Default = 3 (error on catastrophic channel failure)
Bit_7 = LED pin also shows keypress if KEYO = 1
Bit_6,5 = Unused
Bit_4,3,2 = Burst spacing (BS), 8 values in increasing order -
Bit_1,0 = Baud rate (BR); 4 values; UART mode only
CRC of above Setups block (0xD6 disables CRC checking).
See page 41 for algorithm.
Data area is 35 bytes; plus CRC makes 36.
EEPROM area has 37 bytes which also includes an initial 0xD6 byte.
Description
Note: In Standalone Mode with no EEPROM, K2L = 1 (enabled) on all keys
Note: In Standalone Mode with no EEPROM, SYNC = 1 (enabled)
2ms, 2.5ms, 3ms, 3.5ms, 4ms, 5ms, 6ms, 7ms settings
4800, 9600 (default), 19.2K, 28.8K in increasing order
Copyright © 2003-2005 QRG Ltd
QT1100A-ISG R3.02/1105
Page
25
25
25
26
26
27
27
27
28
28
25
26
27
27
25
28
28
29
27
29
29
30
-
-
-
-
-
-

Related parts for qt1100a