nx3l4053 NXP Semiconductors, nx3l4053 Datasheet
nx3l4053
Available stocks
Related parts for nx3l4053
nx3l4053 Summary of contents
Page 1
... Triple low-ohmic single-pole double-throw analog switch Rev. 2 — 11 August 2010 1. General description The NX3L4053 is a triple low-ohmic single-pole double-throw analog switch, suitable for use as an analog or digital multiplexer/demultiplexer. Each switch has a digital select input (nS), two independent inputs/outputs (nY0 and nY1) and a common input/output (nZ). All three switches share an enable input (E) ...
Page 2
... NX3L4053PW +125 C 5. Marking Table 2. Marking codes Type number NX3L4053HR NX3L4053PW NX3L4053 Product data sheet Triple low-ohmic single-pole double-throw analog switch Description HXQFN16U plastic thermal enhanced extremely thin quad flat package; no leads; 16 terminals; UTLP based; body 3 3 0.5 mm TSSOP16 plastic thin shrink small outline package; 16 leads; ...
Page 3
... DECODER 2 LOGIC GND 001aal736 Pin numbers are shown for TSSOP16 package only. Logic diagram NX3L4053 1 16 2Y1 2 15 2Y0 3Y1 3Y0 n.c. GND 8 9 001aal738 © NXP B.V. 2010. All rights reserved. ...
Page 4
... +125 C amb HXQFN16U TSSOP16 All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 Description enable input (active LOW) not connected ground (0 V) select input independent input or output independent input or output independent output or input ...
Page 5
... Conditions E nS and E nS and ; Min 0.9 0.9 1.1 1 All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 Min 1 +125 C amb amb Typ Max Min ( ...
Page 6
... nY0 switch nZ nY1 2 E GND 0 0 All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 +125 C amb amb Typ Max Min ( 100 - - 150 - 2.0 4 ...
Page 7
... [1] For NX3L4053PW (TSSOP16 package), all ON resistance values are up to 0.05 [2] Typical values are measured at T [3] Measured at identical V , temperature and input voltage. CC [4] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V temperature. ...
Page 8
... Measured at T Fig 8. Typical ON resistance as a function of input voltage All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 001aag564 (1) (2) (3) (4) ( 2.7 V. ...
Page 9
... C. amb ( amb ( amb 0.8 0.6 0 125 C. amb ( amb ( amb ( amb NX3L4053 001aag566 3 V (V) I 001aag568 (1) (2) (3) ( (V) I © NXP B.V. 2010. All rights reserved ...
Page 10
... Max Min ( NX3L4053 001aaj896 (V) I Figure 17. Unit Max Max (125 C) 120 120 © NXP B.V. 2010. All rights reserved. ...
Page 11
... GND GND t dis GND Table 10. Input V M 0.5V CC All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 +125 C [1] Typ Max Min Max ( ...
Page 12
... b nY0 nZ nY1 GND 11. All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 nY0 nY1 V EXT = 1.5 V 001aal743 0.9V O 001aag572 1 switch 2 V EXT = 1.5 V 001aal744 © NXP B.V. 2010. All rights reserved ...
Page 13
... see Figure 23 gen All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 Load GND or V (unless otherwise I CC Min Typ [1] Figure 18 - 0.15 - 0.10 - 0.02 - 0.02 - 0.02 [1] - ...
Page 14
... All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 CC switch 001aal745 CC switch 001aal746 0.5V CC switch 001aal747 NX3L4053 © NXP B.V. 2010. All rights reserved ...
Page 15
... 0. nY0 nY1 GND All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 001aal748 off V ct 001aal749 0. 001aal750 © NXP B.V. 2010. All rights reserved ...
Page 16
... logic input off on (nS All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 nY0 1 switch nY1 2 R gen V gen GND 001aal751 off V O 001aal752 © NXP B.V. 2010. All rights reserved ...
Page 17
... REFERENCES JEDEC JEITA - - - All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 detail 0.35 0.1 0.1 0.05 0.05 0.1 0.25 0.0 EUROPEAN PROJECTION NX3L4053 SOT1039-1 y ISSUE DATE 07-11-14 07-12-01 © NXP B.V. 2010. All rights reserved ...
Page 18
... All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 detail 6.6 0.75 0.4 1 0.2 0.13 6.2 0.50 0.3 EUROPEAN PROJECTION NX3L4053 SOT403 ( 0.40 8 0.1 o 0.06 0 ISSUE DATE 99-12-27 03-02-18 © NXP B.V. 2010. All rights reserved ...
Page 19
... HBM Human Body Model MM Machine Model PDA Personal Digital Assistant 15. Revision history Table 14. Revision history Document ID Release date NX3L4053 v.2 20100811 • Marking code corrected. Modifications: NX3L4053 v.1 20100416 NX3L4053 Product data sheet Triple low-ohmic single-pole double-throw analog switch Data sheet status Product data sheet Product data sheet All information provided in this document is subject to legal disclaimers ...
Page 20
... All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 © NXP B.V. 2010. All rights reserved ...
Page 21
... Triple low-ohmic single-pole double-throw analog switch 16.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 2 — 11 August 2010 NX3L4053 © NXP B.V. 2010. All rights reserved ...
Page 22
... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2010. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com NX3L4053 All rights reserved. Date of release: 11 August 2010 Document identifier: NX3L4053 ...