W233 Cypress Semiconductor Corp., W233 Datasheet
W233
Available stocks
Related parts for W233
W233 Summary of contents
Page 1
... SDRAM3 SDRAMIN 18 31 GND_SDRAM 19 30 VDD_SDRAM 29 SDRAM4 SDRAM5 22 27 SDRAM_F 26 SCLK SDATA • CA 95134 • 408-943-2600 Revised September 27, 2001 W233 Spread Spectrum OFF OFF ±0.5% ±0.5% –0.5% –0.5% ±0.25% ±0.25% OFF OFF OFF OFF OFF OFF OFF OFF ...
Page 2
... STOP_CLK# Input: LVTTL-compatible input that places the device in stop- clock mode when held LOW. In stop-clock mode, CPUT0_F and CPUC0_F will be active and all the other output clocks will be driven LOW. STOP_CLK asynchronous input. W233 will not complete the current clock cycle when STOP_CLK# is being driven LOW. I/O 48-MHz Output/Frequency Select 0: 48 MHz is provided in normal operation ...
Page 3
... CPUT0_F and CPUC0_F. P Power Connection: Power supply for core logic, PLL circuitry, SDRAM out- puts, PCI outputs, reference outputs, 48-MHz output, and 24_48-MHz output. Connect to 3.3V supply G Ground Connections: Connect all ground pins to the common system ground plane. Pin Description Page W233 ...
Page 4
... Figure 2. Input Logic Selection Through Jumper Option Document #: 38-07250 Rev. ** PRELIMINARY Upon W233 power-up, the first operation is used for input logic selection. During this period, the five I/O pins (4, 5, 22, 23, 46) are three-stated, allowing the output strapping re- sistor on the l/O pins to pull the pins and their associated ca- pacitive clock load to either a logic HIGH or LOW state. At the end of the 2-ms period, the established logic “ ...
Page 5
... Spread Spectrum clocking is activated or deactivated by se- lecting the appropriate data bytes of the SMBus data stream. Refer to Table 5 for more details. Typical Clock Spread Spectrum Enabled Figure 4. Typical Modulation Profile W233 EMI Reduction Non- Spread Speactrum Frequency Span (MHz) Down Spread Page ...
Page 6
... Refer to Table 4 The data bits in Data Bytes 0–7 set internal W233 registers that control device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit control functions, refer to Table 4, Data Byte Serial Configuration Map ...
Page 7
... Active Low Active Low Active Low Active Low Active Low Active Low Active -- -- 24-MHz 48-MHz Low Active Low Active Low Active Low Active Low Active Page W233 Default ...
Page 8
... Bit Control 0 1 Low Active -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Low Active Low Active Low Active -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Page W233 Default ...
Page 9
... W233 Output Frequency PCI Spread Spectrum 33.3 OFF 33.3 OFF 33.3 ±0.5% 33.3 ±0.5% 33.3 –0.5% 33.3 –0.5% 33.3 ±0.25% 33.3 ±0.25% 31.7 OFF 34.0 OFF 34.6 OFF 35.3 OFF 36.0 OFF 36.6 OFF 37 ...
Page 10
... All clock outputs loaded with 6" 60 transmission lines with 20-pF capacitors. 3. W233 logic inputs (except FS3) have internal pull-up devices (pull-ups not full CMOS level). Logic input FS3 has an internal pull-down device. Document #: 38-07250 Rev. ** PRELIMINARY above those specified in the operating sections of this specifi- cation is not implied ...
Page 11
... X1 input threshold voltage (typical The W233 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected). ...
Page 12
... Measured from 0.4V to 2.4V Measured from 2.4V to 0.4V Measured on rising and falling edge at 1.5V Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to fre- quency stabilization. Average value during switching transition. Used for determining series termination value. W233 Min. Typ. Max. Unit ...
Page 13
... Length = 5” Figure 5. K7 Open Drain Clock Driver Test Circuit Package Type 48-pin SSOP (300 mils) Min. Typ. Max. 24.004 +167 57/34 0 Length = 3 ” T2 20p 1. Length = 3 ” T5 20p Page W233 Unit MHz ppm 2 V/ ...
Page 14
... & 10– 0.005 F V =VIA to respective supply plane layer by passes = 0 0.1 F W233 Page ...
Page 15
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. PRELIMINARY W233 Page ...
Page 16
... Document Title: W233 Spread Spectrum FTG for VIA Mobile K7 Chipset Document Number: 38-07250 Issue REV. ECN NO. Date ** 110515 01/07/02 Document #: 38-07250 Rev. ** PRELIMINARY Orig. of Change SZV Change from Spec number: 38-01037 to 38-07250 Description of Change Page W233 ...