74aup1g34gw NXP Semiconductors, 74aup1g34gw Datasheet

no-image

74aup1g34gw

Manufacturer Part Number
74aup1g34gw
Description
74aup1g34 Low-power Buffer
Manufacturer
NXP Semiconductors
Datasheet
1. General description
2. Features
The 74AUP1G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire V
This device ensures a very low static and dynamic power consumption across the entire
V
This device is fully specified for partial Power-down applications using I
The I
the device when it is powered down.
The 74AUP1G34 provides the single buffer.
CC
74AUP1G34
Low-power buffer
Rev. 02 — 4 July 2006
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
ESD protection:
Low static power consumption; I
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
I
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C
OFF
range from 0.8 V to 3.6 V.
OFF
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
HBM JESD22-A114-C Class 3A. Exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101-C exceeds 1000 V
circuitry provides partial Power-down mode operation
circuitry disables the output, preventing the damaging backflow current through
CC
range from 0.8 V to 3.6 V.
CC
= 0.9 A (maximum)
CC
Product data sheet
OFF
.

Related parts for 74aup1g34gw

74aup1g34gw Summary of contents

Page 1

Low-power buffer Rev. 02 — 4 July 2006 1. General description The 74AUP1G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant to ...

Page 2

... Ordering information Table 1. Ordering information Type number Package Temperature range Name 74AUP1G34GW +125 C 74AUP1G34GM +125 C 74AUP1G34GF +125 C 4. Marking Table 2. Marking Type number 74AUP1G34GW 74AUP1G34GM 74AUP1G34GF 5. Functional diagram 001aac538 Fig 1. Logic symbol 6. Pinning information 6.1 Pinning 74AUP1G34 n. ...

Page 3

Philips Semiconductors 6.2 Pin description Table 3. Pin description Symbol Pin TSSOP5 n. GND n. Functional description [1] Table 4. Function table Input [ ...

Page 4

Philips Semiconductors 9. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter V supply voltage CC V input voltage I V output voltage O T ambient temperature amb t/ V input transition rise and fall rate 10. Static characteristics ...

Page 5

Philips Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter I input leakage current I I power-off leakage current OFF I additional power-off OFF leakage current I supply current ...

Page 6

Philips Semiconductors Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter I supply current CC I additional supply current +125 C amb V HIGH-state ...

Page 7

Philips Semiconductors 11. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter amb HIGH-to-LOW and PHL ...

Page 8

Philips Semiconductors Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter amb C power dissipation capacitance MHz [1] All typical values ...

Page 9

Philips Semiconductors Table 9. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Symbol Parameter HIGH-to-LOW and PHL PLH LOW-to-HIGH propagation delay ...

Page 10

Philips Semiconductors Test data is given in Table 11. Definitions for test circuit Load resistance Load capacitance including jig and probe capacitance Termination resistance should be equal to the output impedance Z ...

Page 11

Philips Semiconductors 13. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1. DIMENSIONS (mm are the original dimensions UNIT max. ...

Page 12

Philips Semiconductors XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1. (2) terminal 1 index area DIMENSIONS (mm are the original dimensions) ( UNIT ...

Page 13

Philips Semiconductors XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 0 terminal 1 index area DIMENSIONS (mm are the original dimensions UNIT b D max ...

Page 14

Philips Semiconductors 14. Abbreviations Table 12: Abbreviations Acronym Description CDM Charged Device Model CMOS Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model TTL Transistor Transistor Logic 15. Revision history Table ...

Page 15

Philips Semiconductors 16. Legal information 16.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...

Page 16

Philips Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords