is42s16400f-5tli Integrated Silicon Solution, Inc., is42s16400f-5tli Datasheet
is42s16400f-5tli
Related parts for is42s16400f-5tli
is42s16400f-5tli Summary of contents
Page 1
... IS42S16400F, IC42S16400F IS45S16400F 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM FEATURES • Clock frequency: 200, 166, 143 MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Single 3.3V power supply • ...
Page 2
... IS42S16400F, IC42S16400F IS45S16400F PIN CONFIGURATION package code BaLL fBga (Top View Body, 0.8 mm Ball pitch PIN DESCRIPTIONS a0-a11 Row address Input a0-a7 column address Input Ba0, Ba1 Bank Select addresses dQ0 to dQ15 data I/o cLk System clock Input ...
Page 3
... IS42S16400F, IC42S16400F IS45S16400F GENERAL DESCRIPTION The 64Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V memory systems containing 67,108,864 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 16,777,216-bit bank is organized as 4,096 rows by 256 columns by 16 bits. The 64Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode ...
Page 4
... IS42S16400F, IC42S16400F IS45S16400F PIN FUNCTIONS Symbol TSOP Pin No. Type A0-A11 Input Pin 22, 35 BA0, BA1 20, 21 Input Pin 17 Input Pin CAS CKE 37 Input Pin CLK 38 Input Pin 19 Input Pin CS DQ0 10, DQ Pin DQ15 11,13, 42, 44, 45, 47, 48, 50, 51, 53 ...
Page 5
... IS42S16400F, IC42S16400F IS45S16400F FUNCTION (In Detail) A0-A11 are address inputs sampled during the ACTIVE (row-address A0-A11) and READ/WRITE command (A0-A7 with A10 defining auto PRECHARGE). A10 is sampled during a PRECHARGE command to determine if all banks are to be PRECHARGED (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command ...
Page 6
... IS42S16400F, IC42S16400F IS45S16400F AUTO PRECHARGE does not apply except in full-page burst mode. Upon completion of the READ or WRITE burst, a precharge of the bank/row that is addressed is automatically performed. AUTO REFRESH COMMAND This command executes the AUTO REFRESH operation. The row address and bank to be refreshed are automatically generatedduringthisoperation ...
Page 7
... IS42S16400F, IC42S16400F IS45S16400F TRUTH TABLE – COMMANDS AND DQM OPERATION FUNCTION COMMAND INHIBIT (NOP) NO OPERATION (NOP) ACTIVE (Select bank and activate row) READ (Select bank/column, start READ burst) WRITE (Select bank/column, start WRITE burst) BURST TERMINATE PRECHARGE (Deactivate row in bank or banks) ...
Page 8
... IS42S16400F, IC42S16400F IS45S16400F TRUTH TABLE – CKE (1-4) CURRENT STATE COMMANDn Power-Down X Self Refresh X Clock Suspend X Power-Down COMMAND INHIBIT or NOP (5) Self Refresh COMMAND INHIBIT or NOP (6) Clock Suspend X (7) All Banks Idle COMMAND INHIBIT or NOP All Banks Idle AUTO REFRESH Reading or Writing VALID See TRUTH TABLE – ...
Page 9
... IS42S16400F, IC42S16400F IS45S16400F 3. Current state definitions: Idle: The bank has been precharged, and t Row Active: A row in the bank has been activated, and t accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been termi- nated ...
Page 10
... IS42S16400F, IC42S16400F IS45S16400F TRUTH TABLE – CURRENT STATE BANK n, COMMAND TO BANK m CURRENT STATE COMMAND (ACTION) Any COMMAND INHIBIT (NOP/Continue previous operation) NO OPERATION (NOP/Continue previous operation) Idle Any Command Otherwise Allowed to Bank m Row ACTIVE (Select and activate row) Activating, READ (Select column and start READ burst) ...
Page 11
... IS42S16400F, IC42S16400F IS45S16400F 8. CONCURRENT AUTO PRECHARGE: Bank n will initiate the AUTO PRECHARGE command when its burst has been inter- rupted by bank m’s burst. 9. Burst in bank n continues as initiated. 10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later (Consecutive READ Bursts) ...
Page 12
... IS42S16400F, IC42S16400F IS45S16400F ABSOLUTE MAXIMUM RATINGS Symbol Parameters V Maximum Supply Voltage DD max V Maximum Supply Voltage for Output Buffer DDQ max V Input Voltage iN V Output Voltage out P Allowable Power Dissipation D max I output Shorted Current cs T operating Temperature opr T Storage Temperature stg DC RECOMMENDED OPERATING CONDITIONS ...
Page 13
... IS42S16400F, IC42S16400F IS45S16400F DC ELECTRICAL CHARACTERISTICS Symbol Parameter i Input Leakage Current il i Output Leakage Current ol V Output High Voltage Level oh V Output Low Voltage Level ol i Operating Current (1,2) cc1 i Precharge Standby Current cc2p I (In Power-Down Mode) cc2ps i Precharge Standby Current (3) cc2N I (In Non Power-Down Mode) ...
Page 14
... IS42S16400F, IC42S16400F IS45S16400F AC ELECTRICAL CHARACTERISTICS Symbol Parameter t Clock Cycle Time ck3 t ck2 t Access Time From CLK (4,6) ac3 t ac2 t CLK HIGH Level Width chi t CLK LOW Level Width cl t Output Data Hold Time (6) oh3 t oh2 t Output LOW Impedance Time lz t Output HIGH Impedance Time ...
Page 15
... IS42S16400F, IC42S16400F IS45S16400F OPERATING FREQUENCY / LATENCY RELATIONSHIPS SYMBOL PARAMETER — Clock Cycle Time — Operating Frequency t READ/WRITE command to READ/WRITE command ccD t CKE to clock disable or power-down entry mode ckeD t CKE to clock enable or power-down exit setup mode peD t DQM to input data delay DQD ...
Page 16
... IS42S16400F, IC42S16400F IS45S16400F FUNCTIONAL DESCRIPTION The 64Mb SDRAMs (1 Meg banks) are quad-bank DRAMs which operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits. ...
Page 17
... IS42S16400F, IC42S16400F IS45S16400F REGISTER DEFINITION Mode Register The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power ...
Page 18
... IS42S16400F, IC42S16400F IS45S16400F Burst Length Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length deter- mines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst ...
Page 19
... IS42S16400F, IC42S16400F IS45S16400F CAS Latency The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge ...
Page 20
... IS42S16400F, IC42S16400F IS45S16400F OPERATION BANK/ROW ACTIVATION Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be “opened.” This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Activating Specific Row Within Specific Bank). ...
Page 21
... IS42S16400F, IC42S16400F IS45S16400F READS READ bursts are initiated with a READ command, as shown in the READ COMMAND diagram. The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst ...
Page 22
... IS42S16400F, IC42S16400F IS45S16400F diagram for each possible CAS latency; data element either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until t is met. Note that part of the row precharge time is rp hidden during the access of the last data element(s) ...
Page 23
... IS42S16400F, IC42S16400F IS45S16400F Consecutive READ Bursts T0 CLK COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - 3 Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/29/ NOP NOP NOP READ BANK, COL b ...
Page 24
... IS42S16400F, IC42S16400F IS45S16400F Random READ Accesses T0 CLK COMMAND READ BANK, ADDRESS COL CLK COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - READ READ READ BANK, BANK, BANK, COL b COL m COL OUT OUT CAS Latency - ...
Page 25
... IS42S16400F, IC42S16400F IS45S16400F RW1 - READ to WRITE T0 CLK DQM COMMAND READ BANK, ADDRESS COL n DQ CAS Latency - 2 RW2 - READ to WRITE T0 CLK DQM COMMAND READ BANK, ADDRESS COL n DQ Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/29/ NOP NOP NOP NOP t HZ ...
Page 26
... IS42S16400F, IC42S16400F IS45S16400F READ to PRECHARGE T0 T1 CLK COMMAND READ NOP BANK a, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - NOP NOP NOP PRECHARGE cycle BANK (a or all n+1 D n+2 D ...
Page 27
... IS42S16400F, IC42S16400F IS45S16400F READ Burst Termination T0 CLK COMMAND READ BANK a, ADDRESS COL n DQ CAS Latency - CLK COMMAND READ NOP BANK, ADDRESS COL n DQ CAS Latency - 3 Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/29/ BURST NOP NOP NOP TERMINATE ...
Page 28
... IS42S16400F, IC42S16400F IS45S16400F WRITEs WRITE bursts are initiated with a WRITE command, as shown in WRITE Command diagram. WRITE Command CLK HIGH - Z CKE CS RAS CAS WE A0-A7 COLUMN ADDRESS A8, A9, A11 AUTO PRECHARGE A10 NO PRECHARGE BA0, BA1 BANK ADDRESS The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access ...
Page 29
... IS42S16400F, IC42S16400F IS45S16400F WRITE Burst COMMAND ADDRESS WRITE to WRITE Random WRITE Cycles COMMAND ADDRESS Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/29/ CLK WRITE NOP NOP BANK, COL n CLK COMMAND WRITE NOP BANK, ADDRESS COL n DQ ...
Page 30
... IS42S16400F, IC42S16400F IS45S16400F WRITE to READ T0 CLK COMMAND WRITE BANK, ADDRESS COL WP1 - WRITE to PRECHARGE T0 CLK DQM COMMAND WRITE BANK a, ADDRESS COL NOP READ NOP BANK, COL b D n+1 IN CAS Latency - NOP NOP ACTIVE ...
Page 31
... IS42S16400F, IC42S16400F IS45S16400F WP2 - WRITE to PRECHARGE T0 CLK DQM COMMAND WRITE BANK a, ADDRESS COL WRITE Burst Termination COMMAND ADDRESS Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/29/ NOP NOP PRECHARGE BANK (a or all n+1 IN CAS Latency - 3 T0 ...
Page 32
... IS42S16400F, IC42S16400F IS45S16400F PRECHARGE The PRECHARGE command (see figure) is used to deac- tivate the open row in a particular bank or the open row in all banks.The bank(s) will be available for a subsequent row access some specified time (t ) after the PRECHARGE rp command is issued. Input A10 determines whether one or ...
Page 33
... IS42S16400F, IC42S16400F IS45S16400F CLOCK SUSPEND Clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, “freezing” the synchronous logic. For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. ...
Page 34
... IS42S16400F, IC42S16400F IS45S16400F BURST READ/SINGLE WRITE The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access ...
Page 35
... IS42S16400F, IC42S16400F IS45S16400F WRITE with Auto Precharge 3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank n will begin after t is met, where t begins when the READ to bank registered ...
Page 36
... IS42S16400F, IC42S16400F IS45S16400F INITIALIzE AND LOAD MODE REGISTER CLK CKS CKH CKE CMH CMS CMH CMS COMMAND NOP PRECHARGE DQM/ DQML, DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 ALL BANKS Power-up: V Precharge CC and CLK stable all banks T = 100µ ...
Page 37
... IS42S16400F, IC42S16400F IS45S16400F POWER-DOWN MODE CYCLE T0 CLK t t CKS CKH CKE t t CMS CMH COMMAND PRECHARGE DQM/ DQML, DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK High-Z DQ Two clock cycles Precharge all All banks idle, enter active banks ...
Page 38
... IS42S16400F, IC42S16400F IS45S16400F CLOCK SUSPEND MODE CLK CKS CKH CKS CKE t t CMS CMH COMMAND READ NOP t t CMS CMH DQM/ DQML, DQMH A0-A9, A11 COLUMN m ( A10 BA0, BA1 BANK DQ Notes: 1 ...
Page 39
... IS42S16400F, IC42S16400F IS45S16400F AUTO-REFRESH CYCLE T0 t CLK CKS CKH CKE t t CMS CMH COMMAND PRECHARGE NOP DQM/ DQML, DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK ( High-Z CAS latency = 2, 3 Integrated Silicon Solution, Inc. — www.issi.com Rev ...
Page 40
... IS42S16400F, IC42S16400F IS45S16400F SELF-REFRESH CYCLE CLK CKS CKH CKE t t CMS CMH COMMAND PRECHARGE NOP DQM/ DQML, DQMH A0-A9, A11 ALL BANKS A10 SINGLE BANK BA0, BA1 BANK High Precharge all Enter self active banks refresh mode ...
Page 41
... IS42S16400F, IC42S16400F IS45S16400F READ WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW t t DISABLE AUTO PRECHARGE AS AH BA0, BA1 BANK DQ t RCD t RAS ...
Page 42
... IS42S16400F, IC42S16400F IS45S16400F READ WITH AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP t CMS DQM/ DQML, DQMH A0-A9, A11 ROW ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 BANK ...
Page 43
... IS42S16400F, IC42S16400F IS45S16400F SINGLE READ WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW t t DISABLE AUTO PRECHARGE AS AH BA0, BA1 BANK DQ t RCD ...
Page 44
... IS42S16400F, IC42S16400F IS45S16400F SINGLE READ WITH AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW BA0, BA1 BANK DQ t RCD t RAS t RC Notes: 1 ...
Page 45
... IS42S16400F, IC42S16400F IS45S16400F ALTERNATING BANK READ ACCESSES CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 BANK BANK 0 RCD ...
Page 46
... IS42S16400F, IC42S16400F IS45S16400F READ - FULL-PAGE BURST CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP READ t CMS DQM/ DQML, DQMH A0-A9, A11 ROW COLUMN A10 ROW BA0, BA1 BANK BANK DQ t RCD Notes: 1 ...
Page 47
... IS42S16400F, IC42S16400F IS45S16400F READ - DQM OPERATION CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW ENABLE AUTO PRECHARGE A10 ROW DISABLE AUTO PRECHARGE BA0, BA1 BANK DQ t RCD Notes: 1 ...
Page 48
... IS42S16400F, IC42S16400F IS45S16400F WRITE - WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW t t DISABLE AUTO PRECHARGE AS AH BA0, BA1 BANK DQ t RCD t RAS ...
Page 49
... IS42S16400F, IC42S16400F IS45S16400F WRITE - WITH AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP t CMS DQM/ DQML, DQMH A0-A9, A11 ROW ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 BANK ...
Page 50
... IS42S16400F, IC42S16400F IS45S16400F SINGLE WRITE - WITHOUT AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW t t DISABLE AUTO PRECHARGE AS AH BA0, BA1 BANK DQ t RCD ...
Page 51
... IS42S16400F, IC42S16400F IS45S16400F SINGLE WRITE - WITH AUTO PRECHARGE CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP (3) DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW BA0, BA1 BANK DQ t RCD t RAS ...
Page 52
... IS42S16400F, IC42S16400F IS45S16400F ALTERNATING BANK WRITE ACCESS CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP t CMS DQM/ DQML, DQMH A0-A9, A11 ROW COLUMN ENABLE AUTO PRECHARGE A10 ROW BA0, BA1 ...
Page 53
... IS42S16400F, IC42S16400F IS45S16400F WRITE - FULL PAGE BURST CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW BA0, BA1 BANK DQ t RCD Notes: 1. burst length = full page 2 ...
Page 54
... IS42S16400F, IC42S16400F IS45S16400F WRITE - DQM OPERATION CLK CKS CKH CKE t t CMS CMH COMMAND ACTIVE NOP DQM/ DQML, DQMH A0-A9, A11 ROW A10 ROW BA0, BA1 BANK DQ t RCD Notes: 1. burst length = and A = " ...
Page 55
... TSOP II, Lead-free IS42S16400F-6BL 54-ball BGA, Lead-free IS42S16400F-7TL 400-mil TSOP II, Lead-free IC42S16400F-7TL 400-mil TSOP II, Lead-free IS42S16400F-7BL 54-ball BGA, Lead-free Order Part No. Package IS42S16400F-5TLI 400-mil TSOP II, Lead-free IS42S16400F-5BLI 54-ball BGA, Lead-free IS42S16400F-6TLI 400-mil TSOP II, Lead-free IS42S16400F-6BLI 54-ball BGA, Lead-free IS42S16400F-7TLI 400-mil TSOP II, Lead-free IS42S16400F-7BLI 54-ball BGA, Lead-free Order Part No ...
Page 56
...
Page 57
... C 0.12 0.21 D 22.02 22.42 E1 10.03 10.29 E 11.56 11.96 e 0.80 BSC L 0.40 0.60 L1 — — — ZD 0.71 REF 0° 8° Integrated Silicon Solution, Inc. Rev. D 03/13/07 N/2 Inches Min Max Symbol Ref. Std. No. Leads (N) 0.047 0.002 0.006 — 0.012 0.018 0.005 0.0083 0.867 0.8827 0.395 0.405 0.455 0.471 0.031 BSC 0.016 0.024 — ...