w25q16bv Winbond Electronics Corp America, w25q16bv Datasheet - Page 12

no-image

w25q16bv

Manufacturer Part Number
w25q16bv
Description
16m-bit Serial Flash Memory With Dual And Quad Spi
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
w25q16bvCC3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w25q16bvCC3
Quantity:
21 000
Part Number:
w25q16bvFCC3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w25q16bvFCC3
Quantity:
21 000
Part Number:
w25q16bvIG
Manufacturer:
WINBOND
Quantity:
10 549
Part Number:
w25q16bvNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
w25q16bvSIG
Manufacturer:
JMICRON
Quantity:
1 000
Part Number:
w25q16bvSIG
Manufacturer:
WINOND
Quantity:
20 000
Company:
Part Number:
w25q16bvSIG
Quantity:
91
Company:
Part Number:
w25q16bvSIG
Quantity:
111
Part Number:
w25q16bvSNIG
Quantity:
10
Part Number:
w25q16bvSS1G
Manufacturer:
SemiHow
Quantity:
16 000
Part Number:
w25q16bvSSIG
Manufacturer:
WINBOND
Quantity:
9 270
Part Number:
w25q16bvSSIG
Manufacturer:
WINBOND
Quantity:
20 655
Part Number:
w25q16bvSSIG
Manufacturer:
WINBOND
Quantity:
8 000
Part Number:
w25q16bvSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
w25q16bvSSIG
Quantity:
101
W25Q16BV
10.
CONTROL AND STATUS REGISTERS
The Read Status Register-1 and Status Register-2 instructions can be used to provide status on the
availability of the Flash memory array, if the device is write enabled or disabled, the state of write
protection, the Quad SPI setting and Erase Suspend status. The Write Status Register instruction can be
used to configure the devices write protection features and Quad SPI setting. Write access to the Status
Register is controlled by the state of the non-volatile Status Register Protect bits (SRP0, SRP1), the Write
Enable instruction, and in some cases the /WP pin.
10.1 STATUS REGISTER
10.1.1 BUSY
BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a
Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction. During this
time the device will ignore further instructions except for the Read Status Register and Erase Suspend
instruction (see t
, t
, t
, t
, and t
in AC Characteristics). When the program, erase or write status
W
PP
SE
BE
CE
register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready
for further instructions.
10.1.2 Write Enable Latch (WEL)
Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to a 1 after executing a
Write Enable Instruction. The WEL status bit is cleared to a 0 when the device is write disabled. A write
disable state occurs upon power-up or after any of the following instructions: Write Disable, Page
Program, Sector Erase, Block Erase, Chip Erase and Write Status Register.
10.1.3 Block Protect Bits (BP2, BP1, BP0)
The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3, and
S2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status
Register Instruction (see t
in AC characteristics). All, none or a portion of the memory array can be
W
protected from Program and Erase instructions (see Status Register Memory Protection table). The
factory default setting for the Block Protection Bits is 0, none of the array protected.
10.1.4 Top/Bottom Block Protect (TB)
The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the
Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table.
The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction
depending on the state of the SRP0, SRP1 and WEL bits.
10.1.5 Sector/Block Protect (SEC)
The non-volatile Sector protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect 4KB
Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as shown
in the Status Register Memory Protection table. The default setting is SEC=0.
- 12 -

Related parts for w25q16bv