cy62157e Cypress Semiconductor Corporation., cy62157e Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
cy62157e
Manufacturer Part Number
cy62157e
Description
8-mbit 512k X 16 Static Ram
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1.CY62157E.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cy62157eLL-45ZSXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
cy62157eLL-45ZSXIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
cy62157eLL-55BVXE
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
cy62157eLL-55BVXET
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
cy62157eLL-55ZSXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Company:
Part Number:
cy62157eSL-45ZSXI
Manufacturer:
ST
Quantity:
310
Company:
Part Number:
cy62157eV18LL-45BVXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
cy62157eV18LL-45BVXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
cy62157eV18LL-55BVXI
Manufacturer:
CYPRESS
Quantity:
177
Company:
Part Number:
cy62157eV18LL-55BVXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
cy62157eV18LL-55BVXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
cy62157eV30LL-45BVXI
Manufacturer:
PANASONIC
Quantity:
1 000
Company:
Part Number:
cy62157eV30LL-45BVXI
Manufacturer:
CYPRESS
Quantity:
181
Document #: 38-05695 Rev. *C
Switching Characteristics
Read Cycle
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Write Cycle
t
t
t
t
t
t
t
t
t
t
t
Notes:
12. Test conditions for all parameters other than Tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V
13. At any given temperature and voltage condition, t
14. t
15. The internal Write time of the memory is defined by the overlap of WE, CE
RC
AA
OHA
ACE
DOE
LZOE
HZOE
LZCE
HZCE
PU
PD
DBE
LZBE
HZBE
WC
SCE
AW
HA
SA
PWE
BW
SD
HD
HZWE
LZWE
Parameter
levels of 0 to V
given device.
a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal
that terminates the Write.
HZOE
, t
HZCE
[15]
, t
HZBE
CC(typ)
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE
OE LOW to Data Valid
OE LOW to LOW Z
OE HIGH to High Z
CE
CE
CE
CE
BLE/BHE LOW to Data Valid
BLE/BHE LOW to Low Z
BLE/BHE HIGH to HIGH Z
Write Cycle Time
CE
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
WE Pulse Width
BLE/BHE LOW to Write End
Data Set-Up to Write End
Data Hold from Write End
WE LOW to High-Z
WE HIGH to Low-Z
, and t
, and output loading of the specified I
1
1
1
1
1
1
LOW and CE
LOW and CE
HIGH and CE
LOW and CE
HIGH and CE
LOW and CE
HZWE
transitions are measured when the outputs enter a high-impedance state.
Description
Over the Operating Range
2
2
2
2
2
2
[13]
[13, 14]
[13, 14]
[13]
HIGH to Data Valid
HIGH to Low Z
HIGH to Power-Up
HIGH to Write End
LOW to High Z
LOW to Power-Down
HZCE
[13]
[13, 14]
is less than t
OL
/I
OH
[13]
[13, 14]
as shown in the “AC Test Loads and Waveforms” section.
LZCE
, t
HZBE
1
[12]
= V
is less than t
IL
, BHE and/or BLE = V
Min
45
10
10
10
45
35
35
35
35
25
10
5
0
0
0
0
45 ns
LZBE
, t
HZOE
Max
45
45
22
18
18
45
45
18
18
IL
is less than t
, and CE
2
= V
LZOE
Min
55
10
10
10
55
40
40
40
40
25
10
IH
5
0
0
0
0
CY62157E MoBL
. All signals must be ACTIVE to initiate
, and t
55 ns
HZWE
Max
is less than t
55
55
25
20
20
55
55
20
20
CC(typ)
Page 5 of 12
/2, input pulse
LZWE
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
for any
®
[+] Feedback