is41lv16100b Integrated Silicon Solution, Inc., is41lv16100b Datasheet
is41lv16100b
Available stocks
Related parts for is41lv16100b
is41lv16100b Summary of contents
Page 1
... These features make the IS41LV16100B ideally suited for high-bandwidth graphics, digital signal processing, high- performance computing systems, and peripheral applications. The IS41LV16100B is packaged in a 42-pin 400-mil SOJ + and 400-mil 50- (44-) pin TSOP (Type II). ...
Page 2
... IS41LV16100B FUNCTIONAL BLOCK DIAGRAM OE WE CAS LCAS CLOCK UCAS GENERATOR RAS RAS CLOCK GENERATOR REFRESH COUNTER ADDRESS BUFFERS A0- CONTROL CAS WE LOGICS DATA I/O BUS COLUMN DECODERS SENSE AMPLIFIERS MEMORY ARRAY 1,048,576 x 16 Integrated Silicon Solution, Inc. — www.issi.com — ISSI OE CONTROL ...
Page 3
... IS41LV16100B TRUTH TABLE Function Standby Read: Word Read: Lower Byte Read: Upper Byte Write: Word (Early Write) Write: Lower Byte (Early Write) Write: Upper Byte (Early Write) (1,2) Read-Write (2) EDO Page-Mode Read 1st Cycle: 2nd Cycle: Any Cycle: (1) EDO Page-Mode Write 1st Cycle: ...
Page 4
... I/O tristate logic (in conjunction with OE and WE and RAS). LCAS controls I/O0 through I/O7 and UCAS controls I/O8 through I/O15. The IS41LV16100B CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IS41LV16100B both BYTE READ and BYTE WRITE cycle capabilities ...
Page 5
... IS41LV16100B ABSOLUTE MAXIMUM RATINGS Symbol Parameters V Voltage on Any Pin Relative to GND T V Supply Voltage DD I Output Current OUT P Power Dissipation D T Commercial Operation Temperature A Industrial Operation Temperature T Storage Temperature STG Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device ...
Page 6
... IS41LV16100B ELECTRICAL CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter I Input Leakage Current IL I Output Leakage Current IO V Output High Voltage Level OH V Output Low Voltage Level OL I Standby Current: TTL Standby Current: CMOS Operating Current Random Read/Write ...
Page 7
... IS41LV16100B (1,2,3,4,5,6) AC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter t Random READ or WRITE Cycle Time RC Access Time from RAS t RAC Access Time from CAS t CAC t Access Time from Column-Address AA RAS Pulse Width t RAS RAS Precharge Time t RP CAS Pulse Width t (26) ...
Page 8
... IS41LV16100B AC CHARACTERISTICS (Continued) (Recommended Operating Conditions unless otherwise noted.) Symbol Parameter t Write Command Pulse Width WP WE Pulse Widths to Disable Outputs t WPZ Write Command to RAS Lead Time t RWL Write Command to CAS Lead Time t CWL t Write Command Setup Time WCS Data-in Hold Time (referenced to RAS) ...
Page 9
... IS41LV16100B AC TEST CONDITIONS Output load: One TTL Load and Input timing reference levels Output timing reference levels Notes initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the t 2 ...
Page 10
... IS41LV16100B READ CYCLE RAS t CRP UCAS/LCAS t ASR ADDRESS Row WE I/O OE Note: is referenced from rising edge of RAS or CAS, whichever occurs last OFF RAS t CSH t RSH t t CAS RCD RAD RAL t t RAH ASC Column t RCS RAC ...
Page 11
... IS41LV16100B EARLY WRITE CYCLE (OE = DON'T CARE) RAS t CRP UCAS/LCAS t ASR ADDRESS Row WE I/O Integrated Silicon Solution, Inc. — www.issi.com — Rev. C 12/11/ RAS t CSH t RSH t t CAS RCD RAD RAL RAH CAH ASC t ACH Column t CWL t RWL t WCR ...
Page 12
... IS41LV16100B READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles) RAS t CRP UCAS/LCAS t ASR ADDRESS Row WE I RWC t RAS t CSH t t CAS RCD RAD RAH ASC CAH Column t RWD t t RCS CWD t AWD RAC t CAC t CLZ Open Valid D ...
Page 13
... IS41LV16100B EDO-PAGE-MODE READ CYCLE RAS t CRP UCAS/LCAS t RAD t ASR ADDRESS Row t RAH WE Open I/O OE Note: can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the t specifications. PC Integrated Silicon Solution, Inc. — www.issi.com — ...
Page 14
... IS41LV16100B EDO-PAGE-MODE EARLY-WRITE CYCLE RAS t CRP UCAS/LCAS t RAD t ASR ADDRESS Row t RAH WE I RASP t CSH RCD CAS, CP CAS CLCH CLCH ACH ACH ASC CAH ASC Column Column t t CWL CWL t t WCS WCS ...
Page 15
... IS41LV16100B EDO-PAGE-MODE READ-WRITE CYCLE RAS t CSH t t CRP RCD UCAS/LCAS ASR RAD t t ASC RAH ADDRESS Row t RWD t RCS WE t RAC t CAC t CLZ Open I/O OE Note: can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both 1 ...
Page 16
... IS41LV16100B EDO-PAGE-MODE READ-EARLY-WRITE CYCLE RAS CRP RCD UCAS/LCAS ASR RAD t t ASC RAH ADDRESS Row t RCS WE t RAC t CAC Open I (Pseudo READ-MODIFY WRITE) t RASP CSH CAS CAS CAH ASC CAH Column (A) Column ( ...
Page 17
... IS41LV16100B AC WAVEFORMS (With WE-Controlled Disable) READ CYCLE RAS t CRP UCAS/LCAS t ASR ADDRESS Row WE I/O OE RAS RAS RAS RAS-ONLY REFRESH CYCLE RAS RAS t CRP UCAS/LCAS t ASR ADDRESS I/O Integrated Silicon Solution, Inc. — www.issi.com — Rev. C 12/11/06 t CSH t t RCD CAS RAD ...
Page 18
... IS41LV16100B CBR CBR CBR CBR REFRESH CYCLE CBR (Addresses; WE DON'T CARE) RAS t RPC t CP UCAS/LCAS I/O HIDDEN REFRESH CYCLE (1) RAS t CRP UCAS/LCAS t ASR ADDRESS Row I/O OE Notes Hidden Refresh may also be performed after a Write Cycle. In this case LOW and OE = HIGH. is referenced from rising edge of RAS or CAS, whichever occurs last. ...
Page 19
... IS41LV16100B-60K IS41LV16100B-60KL IS41LV16100B-60T IS41LV16100B-60TL Industrial Range: -40° ° ° ° ° +85° ° ° ° ° C Speed (ns) Order Part No. 50 IS41LV16100B-50KI IS41LV16100B-50KLI IS41LV16100B-50TI IS41LV16100B-50TLI 60 IS41LV16100B-60KI IS41LV16100B-60KLI IS41LV16100B-60TI IS41LV16100B-60TLI Integrated Silicon Solution, Inc. — www.issi.com — Rev. C 12/11/06 Package 400-mil SOJ 400-mil SOJ, Lead-free ...
Page 20
... BSC Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. — ...
Page 21
... BSC Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products ...
Page 22
... BSC E 9.02 9.42 0.462 0.4701 L 0.40 0.60 0.016 0.0236 Integrated Silicon Solution, Inc. PK13197T40 Rev. C 08/013/99 N/2+1 Notes: 1. Controlling dimension: millimeters, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D1 and E do not include mold flash protru sions and package 4. Formed leads shall be planar with respect to one another within 0 ...