n25q064 Numonyx, n25q064 Datasheet - Page 38

no-image

n25q064

Manufacturer Part Number
n25q064
Description
64mb 1.8v, Multiple I/o, 4kb Subsector Erase, Xip Enabled, Serial Flash Memory With 108 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
n25q064A11EF640E
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
n25q064A11EF640F
Manufacturer:
ST
0
Part Number:
n25q064A11ESE40F
Manufacturer:
NXP
Quantity:
25
Part Number:
n25q064A11ESE40F
Manufacturer:
MICRON
Quantity:
8 000
Part Number:
n25q064A11ESE40F
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
n25q064A11ESE40F
Quantity:
62
Part Number:
n25q064A11ESEA0F
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
n25q064A11ESF40F
Quantity:
52
Part Number:
n25q064A13E1240E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1240E
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
n25q064A13E1240F
Manufacturer:
MICRON
Quantity:
1 200
Part Number:
n25q064A13E1240F
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1241E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
n25q064A13E1241E
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
n25q064A13E1241E
Quantity:
1 100
Volatile and Non Volatile Registers
Table 7.
6.4.1
38/154
VECR<7>
VECR<6>
VECR<5>
VECR<4>
VECR<3>
VECR<2:0>
Bit
Volatile Enhanced Configuration Register
Quad Input Command VECR<7>
The Quad Input Command configuration bit can be used to make the memory start working
in QIO-SPI protocol directly after the Write Volatile Enhanced Configuration Register
(WRVECR) instruction. The default value of this bit is 1, corresponding to Extended SPI
protocol, If this bit is set to 0 the memory works in QIO-SPI protocol. If VECR bit 7 is set
back to 1 the memory start working again in Extended SPI protocol, unless the bit 6 is set to
0 (in this case the memory start working in DIO-SPI mode).
Please note that in case both QIO-SPI and DIO-SPI are enabled (both bit 7and bit 6 of the
VECR set to 0), the memory will work in QIO-SPI.
Quad Input
Command
Dual Input
Command
Reserved
Reset/Hold
disable
Accelerator
pin enable in
QIO-SPI
protocol or in
QIFP/QIEFP
Output Driver
Strength
HOLD (Reset) functionality disabling
To enable the VPP functionality in Quad I/O modify operations
To define output driver strength (3 bit)
Parameter
Warning:
0
1
0
1
x
0
1
0
1
000
001
010
011
100
101
110
111
WARNING: in case of both QIO-SPI and DIO-SPI enabled, the
memory works in QIO-SPI
Value
Enabled
Disabled (default)
Enabled
Disabled (default)
Reserved
Disabled
Enabled (default)
Enabled
Disabled (default)
reserved
90
60
45
reserved
20
15
30 (default)
Description
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Fixed value = 0b
Enable command on four input lines
Enable command on two input lines
Disable Pad Hold/Reset functionality
The bit must be considered in case of QIFP,
QIEFP, or QIO-SPI protocol. It is “Don’t
Care” otherwise.
Impedance at V
©2010 Micron Technology, Inc. All rights reserved.
CC
/2
Note
N25Q064 - 1.8V

Related parts for n25q064