m5m5256dfp-70g Renesas Electronics Corporation., m5m5256dfp-70g Datasheet
m5m5256dfp-70g
Available stocks
Related parts for m5m5256dfp-70g
m5m5256dfp-70g Summary of contents
Page 1
... DESCRIPTION The M5M5256DFP,VP is 262,144-bit CMOS static RAMs organized as 32,768-words by 8-bits which is f abricated using high-perf ormance 3 poly silicon CMOS technology . The use of resistiv e load NMOS cells and CMOS periphery results in a high density and low power static RAM. Stand-by current is small enough f or battery back-up application ...
Page 2
... The operation mode of the M5M5256DFP,VP is determined by a combination of the dev ice control inputs /S, /W and /OE. Each mode is summarized in the f unction table. A write cy cle is executed whenev er the low lev erlaps with the low lev el /S. The address must be set up bef ore the write cy cle and must be stable during the entire cy cle ...
Page 3
... Note 0: Direction f or current f lowing into positiv e (no mark pical v alue is one 25° are periodically sampled and are not 100% tested M5M5256DFP,VP -70G,-70GI,-70XG 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM Conditions With respect to GND Ta=25°C -G,-XG -GI ...
Page 4
... Output disable time from /OE high dis t (W) Output enable time from /W high en t (OE) Output enable time from /OE low en M5M5256DFP,VP -70G,-70GI,-70XG 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM Parameter RENESAS LSIs Limits1 Limits2 Vcc=3.3±0.3V Vcc=5.0±0.5V Unit Min Max ...
Page 5
... TIMING DIAGRAMS Read cycle / "H" lev el Write cycle (/W control mode (Note 3) / (Note 3) M5M5256DFP,VP -70G,-70GI,-70XG 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM ( (S) a (Note 3) t (OE (OE) en (Note 3) t ...
Page 6
... If /W goes low simultaneously with or prior to /S, the outputs remain in the high impedance state Don't apply inv erted phase signal externally when DQ pin is output mode ten, tdis are periodically sampled and are not 100% tested. M5M5256DFP,VP -70G,-70GI,-70XG 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM t ...
Page 7
... TIMING REQUIREMENTS Symbol Parameter t Power down set up time su (PD) t Power down recov ery time rec (PD) (3) POWER DOWN CHARACTERISTICS /S control mode Vcc 2.2V /S M5M5256DFP,VP -70G,-70GI,-70XG 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM Test conditions _ 2.2V < V CC(PD 2V< V < 2.2V CC(PD) ~25°C _ > Vcc ...
Page 8
... P lease contact Renesas T echnology Corporation for further details on these m aterials or the products contained therein. REJ03C0054 © 2003 Renesas Technology Corp. New publication, effective Feb 2004. Specifications subject to change without notice M5M5256DFP,VP -70G,-70GI,-70XG 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan RENESAS LSIs ...