icl8068a Intersil Corporation, icl8068a Datasheet
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
icl8068a
Available stocks
Related parts for icl8068a
icl8068a Summary of contents
Page 1
... TM Data Sheet 1 Precision 4 / Digit, A/D Converter 2 The ICL8052A or ICL8068A/lCL71C03 chip pairs with their multiplexed BCD output and digit drivers are ideally suited for the visual display DVM/DPM market. The outstanding digit accuracy, 200.00mV to 2.0000V full scale 2 capability, auto-zero and auto-polarity combine with true ratiometric operation, almost ideal differential linearity and time-proven dual slope conversion ...
Page 2
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 Functional Block Diagram 10kΩ 90kΩ +15V -15V -BUF IN REF OUT 6 BUFFER INT. 3 REF 300pF + 10kΩ ICL8052A/8068A 5 1kΩ +BUF IN 13 10µF 10µF (TYP) REF REF CAP 1 CAP REF 7 ANALOG INPUT 10kΩ ...
Page 3
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 Absolute Maximum Ratings ICL8052A, ICL8068A Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±18V Differential Input Voltage (8068A ±30V (8052A ±6V Input Voltage (Note ±15V Output Short Circuit Duration All Outputs (Note Indefinite ICL71C03 Power Supply Voltage (GND to V+). . . . . . . . . . . . . . . . . . . . . . 6.5V Negative Supply Voltage (GND to V-) ...
Page 4
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 ICL8068A Electrical Specifications PARAMETER EACH OPERATIONAL AMPLIFIER Input Offset Voltage Input Current (Either Input) (Note 7) Common-Mode Rejection Ratio Non-Linear Component of Common-Mode Rejection Ratio (Note 8) Large Signal Voltage Gain Slew Rate Unity Gain Bandwidth Output Short-Circuit Current COMPARATOR AMPLIFIER Small-Signal Voltage Gain ...
Page 5
... In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P resistance from junction to ambient. A heat sink can be used to reduce temperature rise. 9. This is the only component that causes error in dual-slope converter. System Electrical Specifications: ICL8068A/ICL71C03 V++ = +15V +5V -15V ...
Page 6
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 System Electrical Specifications: ICL8052A/ICL71C03 V++ = +15V +5V -15V PARAMETER Differential Linearity (Difference between Worst Case Step of Adjacent Counts and Ideal Step) Rollover Error (Difference in Reading for Equal Positive & Negative Voltage Near Full Scale) Noise (Peak-To-Peak Value Not ...
Page 7
... C STRAY FIGURE 2C. PHASE III + DEINTEGRATE V (+1.000V) REF BUFFER 1µ REF STRAY FIGURE 2D. PHASE III - DEINTEGRATE FIGURE 2. ANALOG SECTION OF EITHER ICL8052A OR ICL8068A WITH ICL71C03 INT INT INTEGRATOR COMPARATOR - - ZERO A2 CROSSING + A3 DETECTOR + INT INT ...
Page 8
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 INTEGRATOR OUTPUT AZ PHASE I CLOCK INTERNAL LATCH BUSY OUTPUT NUMBER OF COUNTS TO ZERO CROSSING Zero-Crossing Flip-Flop Figure 4 shows the problem that the zero-crossing F/F is designated to solve. The integrator output is approaching the zero-crossing point where the count will be latched and the reading displayed. ...
Page 9
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 RUN/HOLD (PIN 4) When high (or open) the A/D will free-run with equally spaced measurement cycles every 40,0002/4,002 clock pulses. If taken low, the converter will continue the full measurement cycle that it is doing and then hold this reading as long as Pin 4 is held low. A short positive pulse (greater then 300ns) will now initiate a new measurement cycle beginning with up to 10,001/1,001 counts of auto zero ...
Page 10
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 INTEGRATOR OUTPUT OVER-RANGE WHEN APPLICABLE UNDER-RANGE WHEN APPLICABLE DIGIT SCAN FOR OVER-RANGE STROBE DIGIT SCAN FOR OVER-RANGE Component Value Selection For optimum performance of the analog section, care must be taken in the selection of values for the integrator capacitor and resistor, auto-zero capacitor, reference voltage, and conversion rate ...
Page 11
... ICL8068A/ICL71C03 is shown in Figure 6. ICL8052A vs ICL8068A The ICL8052A offers significantly lower input leakage currents than the ICL8068A, and may be found preferable in systems with high input impedances. However, the ICL8068A has substantially lower noise voltage, and is the device of choice for systems where noise is a limiting factor, particularly in low signal level conditions ...
Page 12
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 Applications Specific Circuits Using the 8068A/71C03 8052A/A71C03 Figure 7 shows the complete circuit for a ±4 (±200mV full scale) A/D converter with LED readout using the internal reference of the 8068A/52A external reference is used, the reference supply (pin 7) should be connected to ground and the 300pF reference cap deleted. ...
Page 13
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 4.7kΩ ICL71C03 + POLARITY RUN/HOLD 4 COMP IN 5 -15V REFERENCE 10µF REF. CAP 10kΩ REF. CAP SIGNAL INPUT ANALOG IN 10 0.1µF 11 ANALOG GND CLOCK IN 12 UNDER-RANGE 13 OVER-RANGE 14 CLOCK IN 120kHz = 3 READINGS/SEC 1 NOTE: For 3 / digit, tie pin 2 low and change clock to 12kHz ...
Page 14
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 A suitable circuit for driving a plasma-type display is shown in Figure 8. The high voltage anode driver buffer is made by Dionics. The 3 AND gates and caps driving “Bl” are needed for interdigit blanking of multiple-digit display elements, and can be omitted if not needed. The 2K and 3K resistors set the current levels in the display. A similar arrangement can be used with “ ...
Page 15
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 +5V 0V ICL71C03 + 41 POL R/H 4 COMP IN 5 -15V 6 V- REF 7 REF. CAP 1µF REF. CAP 100kΩ INPUT 10 INPUT 0.1µF ANALOG GND 11 12 CLOCK 1.0µF -15V 1 2 300µF 36kΩ 3 ICL8052A 8068A 4 300kΩ ...
Page 16
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 +5V ICL71C03( POL 4 R/H COMP -15V 6 REF 7 REF. CAP 1µF REF. CAP 100kΩ INPUT 10 INPUT 0.1µF ANALOG GND 11 CLOCK DIG GND 1.0µF -15V 1 2 300µF 36kΩ 3 ICL8052A 8068A 4 300kΩ ...
Page 17
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 R 37.5kΩ C 100pF FIGURE 12. CMOS OSCILLATOR 300pF COMP FIGURE 14. GROSS OVERVOLTAGE PROTECTION CIRCUIT Interfacing with UARTs and Microprocessors Figure 15 shows a very simple interface between a free- running 8068A/8052A/71C03A and a UART. The five STROBE pulses start the transmission of the five data words. ...
Page 18
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 EPE POL FIGURE 15. SIMPLE ICL71C03/71C03A TO UART INTERFACE TRO RRI UART IM6402/3 EPE TBR 71C03/A FIGURE 16. COMPLEX ICL71C03/7103A TO UART INTERFACE 18 SERIAL OUTPUT TO RECEIVING UART TRO ...
Page 19
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 1 80C95 71C03/A FIGURE 17. IM6100 TO ICL71C03A/71C03A INTERFACE EN 1Y PA0 74C157 2Y PA1 PA2 SEL 1A PA3 MC6820 PA4 1 71C03 D PA5 2 D PA6 RUN PA7 HOLD STROBE 4 CA1 CA2 FIGURE 18. ICL71C03 TO MC6800, MCS650X INTERFACE ...
Page 20
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 ICL71C03 with ICL8052A/8068A Integrating A/D Converter Equations The ICL71C03 does not have an internal crystal or RC oscillator. It has a clock input only. Integration Period 10 000 , t -------------------- - 4-1/2 Digit = ( ) CLOCK 1 000 , t = -------------------- - 3-1/2 Digit ( ) CLOCK Integration Clock Period t = 1/f CLOCK CLOCK 60/50Hz Rejection Criterion ...
Page 21
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 Dual-In-Line Plastic Packages (PDIP INDEX N AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control ...
Page 22
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 Dual-In-Line Plastic Packages (PDIP INDEX N AREA -B- -A- D BASE PLANE -C- SEATING PLANE 0.010 (0.25 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control ...
Page 23
... ICL8052A/ICL71C03, ICL8068A/ICL71C03 Ceramic Dual-In-Line Frit Seal Packages (CERDIP) -D- - -B- bbb BASE Q PLANE -C- SEATING PLANE ...