MC100EP35DT ON Semiconductor, MC100EP35DT Datasheet

no-image

MC100EP35DT

Manufacturer Part Number
MC100EP35DT
Description
IC FLIP FLOP JK ECL HS LV 8TSSOP
Manufacturer
ON Semiconductor
Series
100EPr
Type
JK Typer
Datasheet

Specifications of MC100EP35DT

Function
Reset
Output Type
Differential
Number Of Elements
1
Number Of Bits Per Element
1
Frequency - Clock
3GHz
Delay Time - Propagation
410ps
Trigger Type
Positive Edge
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-TSSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Output High, Low
-
Other names
MC100EP35DTOS

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC100EP35DTG
Manufacturer:
ON Semiconductor
Quantity:
4
MC10EP35, MC100EP35
3.3V / 5V ECL JK Flip-Flop
Description
EL35 JK flip−flop. The J/K data enters the master portion of the
flip−flop when the clock is LOW and is transferred to the slave, and
thus the outputs, upon a positive transition of the clock. The reset pin is
asynchronous and is activated with a logic HIGH.
Features
© Semiconductor Components Industries, LLC, 2008
August, 2008 − Rev. 6
The MC10/100EP35 is a higher speed/low voltage version of the
The 100 Series contains temperature compensation.
with V
with V
410 ps Propagation Delay
Maximum Frequency > 3 GHz Typical
PECL Mode Operating Range: V
NECL Mode Operating Range: V
Open Input Default State
Q Output Will Default LOW with Inputs Open or at V
Pb−Free Packages are Available
EE
EE
= −3.0 V to −5.5 V
= 0 V
CC
CC
= 3.0 V to 5.5 V
= 0 V
EE
1
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
CASE 506AA
CASE 948R
MN SUFFIX
DT SUFFIX
CASE 751
D SUFFIX
TSSOP−8
8
*For additional marking information, refer to
SOIC−8
8
H
K
5R
3M
DFN8
Application Note AND8002/D.
(Note: Microdot may be in either location)
1
1
ORDERING INFORMATION
= MC10
= MC100 L
= MC10
= MC100 W = Work Week
http://onsemi.com
A
Y
M = Date Code
G
8
1
8
1
Publication Order Number:
= Assembly Location
= Wafer Lot
= Year
= Pb−Free Package
HEP35
ALYWG
ALYW
1
HP35
G
G
DIAGRAMS*
MARKING
4
8
1
MC10EP35/D
8
1
KEP35
ALYW
ALYWG
KP35
1
G
G
4

Related parts for MC100EP35DT

MC100EP35DT Summary of contents

Page 1

MC10EP35, MC100EP35 3.3V / 5V ECL JK Flip-Flop Description The MC10/100EP35 is a higher speed/low voltage version of the EL35 JK flip−flop. The J/K data enters the master portion of the flip−flop when the clock is LOW and is transferred to ...

Page 2

Flip Flop CLK 3 R RESET 4 Figure 1. 8−Lead Pinout (Top View) and Logic Diagram Table 3. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out ...

Page 3

Table 4. MAXIMUM RATINGS Symbol Parameter V PECL Mode Power Supply CC V NECL Mode Power Supply EE V PECL Mode Input Voltage I NECL Mode Input Voltage I Output Current out T Operating Temperature Range A T Storage Temperature ...

Page 4

Table 5. 10EP DC CHARACTERISTICS, PECL Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note Output LOW Voltage (Note Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended ...

Page 5

Table 8. 100EP DC CHARACTERISTICS, PECL Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note 10 Output LOW Voltage (Note 10 Input HIGH Voltage (Single−Ended Input LOW Voltage (Single−Ended ...

Page 6

Table 11. AC CHARACTERISTICS V Symbol Characteristic f Maximum Frequency max (See Figure 2. F /JITTER) max t , Propagation Delay to PLH t Output Differential R, CLK PHL t Reset Recovery RR t Setup Time S ...

Page 7

... MC10EP35DG MC10EP35DR2 MC10EP35DR2G MC10EP35DT MC10EP35DTG MC10EP35DTR2 MC10EP35DTR2G MC10EP35MNR4 MC10EP35MNR4G MC100EP35D MC100EP35DG MC100EP35DR2 MC100EP35DR2G MC3100EP35DT MC3100EP35DTG MC100EP35DTR2 MC100EP35DTR2G MC100EP35MNR4 MC100EP35MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/ − ...

Page 8

Resource Reference of Application Notes AN1405/D − ECL Clock Distribution Techniques AN1406/D − Designing with PECL (ECL at +5.0 V) AN1503/D − ECLinPSt I/O SPiCE Modeling Kit AN1504/D − Metastability and the ECLinPS Family AN1568/D − Interfacing Between LVDS and ...

Page 9

... G C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004 SOLDERING FOOTPRINT* 1 ...

Page 10

K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− G SEATING PLANE PACKAGE DIMENSIONS TSSOP−8 ...

Page 11

... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...

Related keywords