tza1020 NXP Semiconductors, tza1020 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
tza1020
Manufacturer Part Number
tza1020
Description
Pre-amplifiers For Cd-rw Systems
Manufacturer
NXP Semiconductors
Datasheet
1.TZA1020.pdf
(36 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
tza1020HP/M1
Manufacturer:
LSI
Quantity:
23 164
Part Number:
tza1020HP/M1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
tza1020HP/M1A
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
8
8.1
Full control of the TZA1020 is accomplished via the 2-wire I
accordance with the I
For programming the device (write mode) eight data byte registers are available/addressable via eight subaddresses.
Automatic subaddress incrementing enables the writing of successive data bytes in one transmission. During power-on,
data byte registers are reset to a default state by use of a Power-On Reset (POR) circuit whose signal is derived from
the internally generated I
For reading from the device (read mode) one data byte register is available without subaddressing.
8.1.1
Table 1 Slave address; 34H
Table 2 Subaddress 00H to 07H
Note
1. The use of subaddresses F0H to F7H (11110XXX) instead of 00H to 07H (00000XXX) disables the automatic
Table 3 Overview of subaddresses
8.1.2
Table 4 Slave address; 35H
Table 5 Read byte
Notes
1. In read mode the actual POR status can be read.
2. The state of unused read bits should not be relied upon; their state may be changed during development.
2000 Oct 30
Slave address
Subaddress
00H
01H
02H
03H
04H
05H
06H
07H
Slave address
Read byte
ADDR
SUB
Pre-amplifiers for CD-RW systems
subaddress incrementing allowing continuous writing to a single data byte register (e.g. DAC testing).
I
2
C-BUS PROTOCOL
Addressing and data bytes
W
R
00000000 alphactr2 alphactr1 alphactr0 alphagain4 alphagain3 alphagain2 alphagain1 alphagain0
00000000
00000000
00000000
00000000
00011111
01100000
00000000
EAD MODE
STATE
RITE MODE
POR
2
tlngain1
C-bus fast-mode specification.
sdfine7
tmdac
lexton
por
free
free
porr
0
2
0
0
(1)
C-bus supply voltage (V
(1)
betactrl1
ppnctrl1
tlngain0
sdfine6
algctr6
tlnlim1
free
0
0
0
0
(1)
(2)
betactrl0
ppnctrl0
rengain
sdfine5
algctr5
urefsel
tlnlim0
0
0
1
1
(1)
(2)
SS1
).
betascl4
sumref4
negain4
ppnscl4
cdrwsel
sdfine4
algctr4
8
2
0
0
C-bus. Up to 400 kbits/s bus speed can be used in
1
1
(1)
(2)
DATA BYTES
betascl3
sumref3
negain3
ppnscl3
sdfine3
algct3
lpsel1
0
0
0
0
(2)
betascl2
sumref2
negain2
ppnscl2
sdfine2
algctr2
lpsel0
TZA1020; TZA1020A
0
0/1
1
1
(2)
meassel1
betascl1
sumref1
negain1
ppnscl1
sdfine1
algctr1
Product specification
0
0/1
0
0
(2)
meassel0
betascl0
sumref0
negain0
ppnscl0
sdfine0
algctr0
0/1
0
0
1
(2)