at91rm3400 ATMEL Corporation, at91rm3400 Datasheet - Page 7

• Manufacturer Part Number: at91rm3400
• Description: Atmel Advanced At91 Arm Microcontroller
• Manufacturer: ATMEL Corporation

Parallel Input/Output
Controller
Serial Peripheral
Interface
1790A–ATARM–11/03
•
•
•
•
•
•
•
•
•
•
•
–
–
–
–
Debug Communication Channel Support
–
–
Chip ID Registers
–
ICE Access Prevention
–
–
Up to 32 Programmable I/O Lines
Fully Programmable through Set/Clear Registers
Multiplexing of Two Peripheral Functions per I/O Line
For each I/O Line (Whether Assigned to a Peripheral or Used as General Purpose
I/O)
–
–
–
–
–
Synchronous Output, Provides Set and Clear of Several I/O lines in a Single Write
Supports Communication with Serial External Devices
–
–
–
–
Master or Slave Serial Peripheral Bus Interface
–
–
–
–
–
Connection to PDC Channel Capabilities Optimizes Data Transfers
–
–
Parity, Framing and Overrun Error Detection
Automatic Echo, Local Loopback and Remote Loopback Channel Modes
Interrupt Generation
Support for Two PDC Channels with Connection to Receiver and Transmitter
Offers Visibility of COMMRX and COMMTX Signals from the ARM Processor
Interrupt Generation
Identification of the Device Revision, Sizes of the Embedded Memories, Set
of Peripherals
Enables Software to Prevent System Access Through the ARM Processor’s ICE
Prevention is Made by Asserting the NTRST Line of the ARM Processor’s ICE
Input Change Interrupt
Glitch Filter
Multi-drive Option Enables Driving in Open Drain
Programmable Pull Up on Each I/O Line
Pin Data Status Register, Supplies Visibility of the Level on the Pin at Any
Time
4 Chip Selects with External Decoder Support Allow Communication with Up
to 15 Peripherals
Serial Memories, such as DataFlash and 3-wire EEPROMs
Serial Peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers
and Sensors
External Co-processors
8- to 16-bit Programmable Data Length Per Chip Select
Programmable Phase and Polarity Per Chip Select
Programmable Transfer Delays Between Consecutive Transfers and
Between Clock and Data Per Chip Select
Programmable Delay Between Consecutive Transfers
Selectable Mode Fault Detection
One Channel for the Receiver, One Channel for the Transmitter
Next Buffer Support
AT91RM3400
7