p89lpc972fn NXP Semiconductors, p89lpc972fn Datasheet - Page 8

• Manufacturer Part Number: p89lpc972fn
• Description: 8-bit Microcontroller With Accelerated Two-clock 80c51 Core 2kb/4 Kb/8 Kb Wide-voltage Byte-erasable ?ash
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 3.
P89LPC97X_1
Preliminary data sheet
Symbol
P0.6/CMP1/KBI6
P0.7/KBI7/T1
P1.0 to P1.7
P1.0/TXD
P1.1/RXD/T2EX
P1.2/SCL/T0
P1.3/INT0/SDA/
T4
P1.4/INT1/T4EX/
SS
P1.5/RST
P1.6/MISO
Pin description
Pin
DIP20,
TSSOP20
14
13
12
11
10
9
8
4
3
…continued
Type Description
I/O
O
I
I/O
I
I/O
I/O, I
[1]
I/O
O
I/O
I
I
I/O
I/O
I/O
I/O
I
I/O
I/O
I/O
I
I
I
I
I
I/O
I/O
P0.6 — Port 0 bit 6. High current source.
CMP1 — Comparator 1 output.
KBI6 — Keyboard input 6.
P0.7 — Port 0 bit 7. High current source.
KBI7 — Keyboard input 7.
T1 — Timer/counter 1 external count input or overflow output.
Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for
three pins as noted below. During reset Port 1 latches are configured in the
input-only mode with the internal pull-up disabled. The operation of the
configurable Port 1 pins as inputs and outputs depends upon the port configuration
selected. Each of the configurable port pins are programmed independently. Refer
to
details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only.
All pins have Schmitt trigger inputs.
Port 1 also provides various special functions as described below:
P1.0 — Port 1 bit 0.
TXD — Transmitter output for serial port.
P1.1 — Port 1 bit 1.
RXD — Receiver input for serial port.
T2EX — Timer/counter 2 external capture input.
P1.2 — Port 1 bit 2 (open-drain when used as output).
SCL — I
T0 — Timer/counter 0 external count input or overflow output. (open-drain when
used as output.)
P1.3 — Port 1 bit 3 (open-drain when used as output).
INT0 — External interrupt 0 input.
SDA — I
T4 — Timer/counter 4 external count input or overflow output.
P1.4 — Port 1 bit 4. High current source.
INT1 — External interrupt 1 input.
T4EX — Timer/counter 4 external capture input.
SS — SPI Slave select input (pin remap).
P1.5 — Port 1 bit 5 (input only).
RST — External Reset input during power-on or if selected via UCFG1. When
functioning as a reset input, a LOW on this pin resets the microcontroller, causing
I/O ports and peripherals to take on their default states, and the processor begins
execution at address 0. Also used during a power-on sequence to force ISP mode.
P1.6 — Port 1 bit 6. High current source.
MISO — SPI master in slave out. When configured as master, this pin is input,
when configured as slave, this pin is output (pin remap).
Section 7.16.1 “Port configurations”
Rev. 01 — 17 December 2009
2
2
C-bus serial clock input/output.
C-bus serial data input/output.
8-bit microcontroller with accelerated two-clock 80C51 core
P89LPC970/971/972
and
Table 11 “Static characteristics”
© NXP B.V. 2009. All rights reserved.
for
8 of 65