lpc2377 NXP Semiconductors, lpc2377 Datasheet - Page 21

no-image

lpc2377

Manufacturer Part Number
lpc2377
Description
Single-chip 16-bit/32-bit Microcontroller; 512 Kb ?ash With Isp/iap, Ethernet, Usb 2.0, Can, And 10-bit Adc/dac
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lpc2377FBD144
Manufacturer:
CORTINA
Quantity:
4 288
Part Number:
lpc2377FBD144
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
lpc2377FBD144,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC2377_78_4
Product data sheet
7.10.1 Features
memory via the EMC, as well as the SRAM located on another AHB, if it is not being used
by the USB block. However, using memory other than the Ethernet SRAM, especially
off-chip memory, will slow Ethernet access to memory and increase the loading of its
AHB.
The Ethernet block interfaces between an off-chip Ethernet PHY using the Reduced MII
(RMII) protocol and the on-chip Media Independent Interface Management (MIIM) serial
bus.
Ethernet standards support:
– Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX,
– Fully compliant with IEEE standard 802.3.
– Fully compliant with 802.3x full duplex flow control and half duplex back pressure.
– Flexible transmit and receive frame options.
– Virtual Local Area Network (VLAN) frame support.
Memory management:
– Independent transmit and receive buffers memory mapped to shared SRAM.
– DMA managers with scatter/gather DMA and arrays of frame descriptors.
– Memory traffic optimized by buffering and pre-fetching.
Enhanced Ethernet features:
– Receive filtering.
– Multicast and broadcast frame support for both transmit and receive.
– Optional automatic Frame Check Sequence (FCS) insertion with Circular
– Selectable automatic transmit frame padding.
– Over-length frame support for both transmit and receive allows any length frames.
– Promiscuous receive mode.
– Automatic collision back-off and frame retransmission.
– Includes power management by clock switching.
– Wake-on-LAN power management support allows system wake-up: using the
Physical interface:
– Attachment of external PHY chip through standard RMII interface.
– PHY register access is available via the MIIM interface.
100 Base-FX, and 100 Base-T4.
Redundancy Check (CRC) for transmit.
receive filters or a magic frame detection filter.
Rev. 04 — 19 November 2008
Single-chip 16-bit/32-bit microcontroller
LPC2377/78
© NXP B.V. 2008. All rights reserved.
21 of 55

Related parts for lpc2377