pxag37kfbd NXP Semiconductors, pxag37kfbd Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
pxag37kfbd
Manufacturer Part Number
pxag37kfbd
Description
Xa 16-bit Microcontroller Family 32k Otp, 512 B Ram, Watchdog, 2 Uarts
Manufacturer
NXP Semiconductors
Datasheet
1.PXAG37KFBD.pdf
(37 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pxag37kfbd/00
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
SPECIAL FUNCTION REGISTERS
2002 Mar 25
MNEMONIC
MNEMONIC
BCR
BTRH
BTRL
CS
DS
ES
IEH*
IEL*
IPA0
IPA1
IPA2
IPA4
IPA5
P0*
P1*
P2*
EA/WAIT/
NAME
NAME
XA 16-bit microcontroller family
32K OTP, 512 B RAM, watchdog, 2 UARTs
XTAL1
XTAL2
PSEN
V
PP
Bus configuration register
Bus timing register high byte
Bus timing register low byte
Code segment
Data segment
Extra segment
Interrupt enable high byte
Interrupt enable low byte
Interrupt priority 0
Interrupt priority 1
Interrupt priority 2
Interrupt priority 4
Interrupt priority 5
Port 0
Port 1
Port 2
PLCC
32
35
21
20
PIN. NO.
DESCRIPTION
DESCRIPTION
LQFP
26
29
15
14
TYPE
TYPE
O
O
I
I
Program Store Enable: The read strobe for external program memory. When the microcontroller
accesses external program memory, PSEN is driven low in order to enable memory devices. PSEN
is only active when external code accesses are performed.
External Access/Wait: The EA input determines whether the internal program memory of the
microcontroller is used for code execution. The value on the EA pin is latched as the external reset
input is released and applies during later execution. When latched as a 0, external program
memory is used exclusively, when latched as a 1, internal program memory will be used up to its
limit, and external program memory used above that point. After reset is released, this pin takes on
the function of bus Wait input. If Wait is asserted high during any external bus access, that cycle
will be extended until Wait is released. During EPROM programming, this pin is also the
programming supply voltage input.
Crystal 1: Input to the inverting amplifier used in the oscillator circuit and input to the internal clock
generator circuits.
Crystal 2: Output from the oscillator amplifier.
ADDRESS
ADDRESS
SFR
SFR
46A
469
468
443
441
442
427
426
4A0
4A1
4A2
4A4
4A5
430
431
432
T2EX
MSB
DW1
WM1
P2.7
AD7
33F
337
387
38F
397
EA
—
—
—
—
—
—
—
WM0
DW0
AD6
P2.6
33E
38E
336
386
396
T2
—
—
—
5
BIT FUNCTIONS AND ADDRESSES
DWA1
ALEW
TxD1
PTI0
PTI1
P2.5
33D
PT0
PT1
AD5
38D
335
385
395
NAME AND FUNCTION
NAME AND FUNCTION
—
—
—
—
WAITD
DWA0
RxD1
P2.4
AD4
33C
ET2
38C
334
384
394
—
—
BUSD
ETI1
P2.3
DR1
CR1
AD3
33B
ET1
38B
333
383
393
A3
—
—
—
—
—
ERI1
BC2
DR0
CR0
AD2
P2.2
33A
EX1
38A
332
382
392
A2
DRA1
CRA1
ETI0
PRI0
PRI1
BC1
AD1
P2.1
ET0
PX0
PX1
PT2
339
331
381
389
391
A1
DRA0
CRA0
WRH
ERI0
LSB
P2.0
XA-G37
BC0
EX0
AD0
338
330
380
388
390
Product data
RESET
VALUE
Note 1
FF
EF
FF
FF
FF
00
00
00
00
00
00
00
00
00
00