mc9s08ll16 Freescale Semiconductor, Inc, mc9s08ll16 Datasheet - Page 23

no-image

mc9s08ll16

Manufacturer Part Number
mc9s08ll16
Description
8-bit Hcs08 Central Processor Unit
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08ll16CLF
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s08ll16CLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08ll16CLF
Manufacturer:
FREESCALE
Quantity:
2 000
Company:
Part Number:
mc9s08ll16CLF
Quantity:
189
Part Number:
mc9s08ll16CLH
Manufacturer:
FREESCALE
Quantity:
7 886
Part Number:
mc9s08ll16CLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08ll16CLH
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
mc9s08ll16CLH
0
3.10
This section describes timing characteristics for each peripheral system.
3.10.1
Freescale Semiconductor
1
2
3
4
5
6
Num
Typical values are based on characterization data at V
This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t
rises above V
This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
Timing is shown with respect to 20% V
Except for LCD pins in Open Drain mode.
1
2
3
4
5
6
7
8
9
C
D
D
D
D
D
D
D
D
C
AC Characteristics
Control Timing
Bus frequency (t
Internal low power oscillator period
External reset pulse width
Reset low drive
BKGD/MS setup time after issuing background debug
force reset to enter user or BDM modes
BKGD/MS hold time after issuing background debug
force reset to enter user or BDM modes
IRQ pulse width
Keyboard interrupt pulse width
Port rise and fall time — Non-LCD Pins
Low output drive (PTxDS = 0) (load = 50 pF)
Port rise and fall time — Non-LCD Pins
High output drive (PTxDS = 1) (load = 50 pF)
LVD
Asynchronous path
Synchronous path
Asynchronous path
Synchronous path
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
Slew rate control enabled (PTxSE = 1)
Slew rate control disabled (PTxSE = 0)
.
RESET PIN
cyc
= 1/f
4
4
2
2
Rating
Bus
DD
2
)
and 80% V
Subject to Change Without Notice
MC9S08LL16 Series, Rev. 2
Table 21. Control Timing
Figure 9. Reset Timing
3
DD
DD
Preliminary
levels. Temperature range –40°C to 85°C.
5, 6
= 3.0V, 25°C unless otherwise stated.
5, 6
t
extrst
t
t
t
t
Symbol
ILIH,
ILIH,
Rise
Rise
t
t
t
MSSU
t
t
rstdrv
f
extrst
MSH
LPO
Bus
, t
, t
t
t
IHIL
IHIL
Fall
Fall
1.5 x t
1.5 x t
34 x t
Min
700
100
500
100
100
100
dc
cyc
cyc
cyc
Typ
Electrical Characteristics
16
23
5
9
1
1300
Max
10
MSH
after V
MHz
Unit
μs
μs
ns
ns
ns
ns
ns
ns
ns
DD
23

Related parts for mc9s08ll16