mc9s08lg32 Freescale Semiconductor, Inc, mc9s08lg32 Datasheet - Page 29

no-image

mc9s08lg32

Manufacturer Part Number
mc9s08lg32
Description
8-bit Hcs08 Central Processor Unit
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08lg32CLF
Manufacturer:
FREESCLE
Quantity:
872
Part Number:
mc9s08lg32CLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08lg32CLF
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08lg32CLH
Manufacturer:
LT
Quantity:
1 000
Part Number:
mc9s08lg32CLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08lg32CLH
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
mc9s08lg32CLK
Manufacturer:
FREESCLE
Quantity:
1 944
Part Number:
mc9s08lg32CLK
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08lg32CLK
Manufacturer:
FREESCALE
Quantity:
20 000
2.11
This section describes timing characteristics for each peripheral system.
2.11.1
Freescale Semiconductor
1
2
3
4
5
6
Num
Typical values are based on characterization data at V
This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t
rises above V
This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
Timing is shown with respect to 20% V
Except for LCD pins in Open Drain mode.
1
2
3
4
5
6
7
8
9
C
D
D
D
D
D
D
D
D
C
AC Characteristics
Control Timing
Bus frequency (t
Internal low power oscillator period
External reset pulse width
Reset low drive
BKGD/MS setup time after issuing background debug
force reset to enter user or BDM modes
BKGD/MS hold time after issuing background debug
force reset to enter user or BDM modes
IRQ pulse width
Keyboard interrupt pulse width
Port rise and fall time — (load = 50 pF)
LVD
Asynchronous path
Synchronous path
Asynchronous path
Synchronous path
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
.
RESET PIN
cyc
= 1/f
4
4
2
2
Rating
Bus
2
DD
MC9S08LG32 Series Data Sheet, Rev. 4
Preliminary - Subject to Change Without Notice
)
and 80% V
Table 14. Control Timing
Figure 19. Reset Timing
5, 6
DD
3
DD
levels. Temperature range –40 °C to 105 °C.
= 5.0 V, 25 °C unless otherwise stated.
t
extrst
Symbol
t
t
t
MSSU
t
t
t
rstdrv
t
t
t
t
f
extrst
MSH
t
LPO
Rise
Bus
ILIH
IHIL
ILIH
IHIL
Fall
1.5 x t
1.5 x t
66 x t
Min
700
100
500
100
100
100
dc
cyc
cyc
cyc
Typ
Electrical Characteristics
30
3
1
1300
Max
20
MSH
after V
MHz
Unit
μs
ns
ns
ns
μs
ns
ns
ns
DD
29

Related parts for mc9s08lg32