mc908jl16 Freescale Semiconductor, Inc, mc908jl16 Datasheet - Page 179

no-image

mc908jl16

Manufacturer Part Number
mc908jl16
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc908jl16CDWE
Manufacturer:
Freescale
Quantity:
2 865
Part Number:
mc908jl16CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CFA
Manufacturer:
JAE
Quantity:
332
Part Number:
mc908jl16CFJE
Manufacturer:
Freescale Semiconductor
Quantity:
1 806
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
2 654
Part Number:
mc908jl16CFJE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
2 654
Part Number:
mc908jl16CFJE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale Semiconductor
Quantity:
29 890
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale
Quantity:
198
Part Number:
mc908jl16CFJER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc908jl16CPE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc908jl16CSPE
Manufacturer:
FREESCALE
Quantity:
20 000
Chapter 16
Development Support
16.1 Introduction
This section describes the break module, the monitor read-only memory (MON), and the monitor mode
entry methods.
16.2 Break Module (BRK)
The break module can generate a break interrupt that stops normal program flow at a defined address to
enter a background program.
Features include:
16.2.1 Functional Description
When the internal address bus matches the value written in the break address registers, the break module
issues a breakpoint signal (BKPT) to the SIM. The SIM then causes the CPU to load the instruction
register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The
program counter vectors to $FFFC and $FFFD ($FEFC and $FEFD in monitor mode).
The following events can cause a break interrupt to occur:
When a CPU generated address matches the contents of the break address registers, the break interrupt
begins after the CPU completes its current instruction. A return from interrupt instruction (RTI) in the break
routine ends the break interrupt and returns the MCU to normal operation.
Figure 16-1
Freescale Semiconductor
Accessible input/output (I/O) registers during the break Interrupt
Central processor unit (CPU) generated break interrupts
Software-generated break interrupts
Computer operating properly (COP) disabling during break interrupts
A CPU-generated address (the address in the program counter) matches the contents of the break
address registers.
Software writes a logic one to the BRKA bit in the break status and control register.
shows the structure of the break module.
MC68HC908JL16 Data Sheet, Rev. 1.1
179

Related parts for mc908jl16