cop87l84bc National Semiconductor Corporation, cop87l84bc Datasheet - Page 36

• Manufacturer Part Number: cop87l84bc
• Description: 8-bit Cmos Otp Microcontrollers With 16k Memory, Comparators, And Can Interface
• Manufacturer: National Semiconductor Corporation

www.national.com
Comparators
CMP1EN Enables comparator 1 (“1”=enable). If compara-
Reserved This bit is reserved and should be zero.
The Comparator Select/Control bits are cleared on RESET
(the comparator is disabled). To save power, the program
should also disable the comparator before the device enters
the HALT mode.
The BOXED area shows logic from PWM Timer. Comparator 2 output (CMP2OE) must be disabled in order to use PWM0 output.
Interrupts
INTRODUCTION
Each device supports eleven vectored interrupts. Interrupt
sources include Timer 0, Timer 1, Port L Wakeup, Software
Trap, MICROWIRE/PLUS, and External Input.
All interrupts force a branch to location 00FF Hex in program
memory. The VIS instruction may be used to vector to the
appropriate service routine from location 00FF Hex.
tor 1 is disabled the associated L-pins can be
used as standard I/O.
(Continued)
FIGURE 34. Comparator Block
36
The Comparator rise and fall times are symmetrical. The
user program must set up the Configuration and Data regis-
ters of the L port correctly for comparator Inputs/Output.
The Software trap has the highest priority while the default
VIS has the lowest priority.
Each of the 11 maskable inputs has a fixed arbitration rank-
ing and vector.
Figure 35 shows the Interrupt Block Diagram.
DS101137-36