w77e58 Winbond Electronics Corp America, w77e58 Datasheet - Page 71
![no-image](/images/no-image-200.jpg)
w77e58
Manufacturer Part Number
w77e58
Description
8 Bit Microcontroller
Manufacturer
Winbond Electronics Corp America
Datasheet
1.W77E58.pdf
(85 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
w77e58-24
Manufacturer:
WINBOND
Quantity:
500
Company:
Part Number:
w77e58-24
Manufacturer:
Winbond
Quantity:
600
Company:
Part Number:
w77e58-40
Manufacturer:
WINBOND
Quantity:
500
Company:
Part Number:
w77e58-40
Manufacturer:
WIN
Quantity:
226
Part Number:
w77e58-40
Manufacturer:
WIN
Quantity:
20 000
Part Number:
w77e58BP-40
Manufacturer:
WIN
Quantity:
20 000
When the software writes AAh to the TA SFR, a counter is started. This counter waits for 3 machine
cycles looking for a write of 55h to TA. If the second write (55h) occurs within 3 machine cycles of the
first write (AAh), then the timed access window is opened. It remains open for 3 machine cycles,
during which the user may write to the protected bits. Once the window closes the procedure must be
repeated to access the other protected bits.
Examples of Timed Assessing are shown below.
Example 1: Valid access
Example 2: Valid access
Example 3: Invalid access
Example 4: Invalid Access
In the first two examples, the writing to the protected bits is done before the 3 machine cycle window
closes. In Example 3, however, the writing to the protected bit occurs after the window has closed,
and so there is effectively no change in the status of the protected bit. In Example 4, the second write
to TA occurs 4 machine cycles after the first write, therefore the timed access window in not opened
at all, and the write to the protected bit fails.
ON-CHIP MTP ROM CHARACTERISTICS
The W77E58 has several modes to program the on-chip MTP ROM. All these operations are
configured by the pins RST, ALE, PSEN PSEN, A9CTRL(P3.0), A13CTRL(P3.1), A14CTRL(P3.2),
OECTRL(P3.3), CE (P3.6), OE (P3.7), A0(P1.0) and V
P1.7 P1.0) and the D7 D0(P0.7 P0.0) serve as the address and data bus respectively for these
operations.
MOV
MOV
MOV
MOV
MOV
NOP
SETB EWT
MOV
MOV
NOP
NOP
CLR
MOV
NOP
MOV
SETB EWT
TA, #0AAh
TA, #055h
WDCON, #00h 3 M/C
TA, #0AAh
TA, #055h
TA, #0AAh
TA, #055h
POR
TA, #0AAh
TA, #055h
3 M/C
3 M/C
3 M/C
3 M/C
1 M/C
2 M/C
3 M/C
3 M/C
1 M/C
1 M/C
2 M/C
3 M/C
1 M/C
3 M/C
2 M/C
- 71 -
Note: M/C = Machine Cycles
PP
( EA ). Moreover, the A15 A0(P2.7 P2.0,
Preliminary W77E58
Publication Release Date: March 1999
Revision A1