ak5702 AKM Semiconductor, Inc., ak5702 Datasheet - Page 12

• Manufacturer Part Number: ak5702
• Description: 4-channel Adc With Pll & Mic-amp
• Manufacturer: AKM Semiconductor, Inc.

Note 22. CCLK rising edge must not occur at the same time as CSN edge.
Note 23. I
Note 24. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.
Note 25. The AK5702 can be reset by the PDN pin = “L”.
Note 26. This is the count of LRCK “↑” from the PMADAL, PMADAR, PMADBL, PMADBR bit = “1”.
MS0623-E-00
Parameter
Control Interface Timing
Control Interface Timing (I
Power-down & Reset Timing
CCLK Period
CCLK Pulse Width Low
CDTI Setup Time
CDTI Hold Time
CSN “H” Time
CSN Edge to CCLK “↑” (Note 22)
CCLK “↑” to CSN Edge (Note 22)
SCL Clock Frequency
Bus Free Time Between Transmissions
Start Condition Hold Time (prior to first clock pulse)
Clock Low Time
Clock High Time
Setup Time for Repeated Start Condition
SDA Hold Time from SCL Falling
SDA Setup Time from SCL Rising
Rise Time of Both SDA and SCL Lines
Fall Time of Both SDA and SCL Lines
Setup Time for Stop Condition
Pulse Width of Spike Noise Suppressed by Input Filter
Capacitive load on bus
PDN Pulse Width
PMADAL or PMADAR or PMADBL or PMADBR
“↑” to SDTO valid (Note 26)
HPFA/B1-0 bits = “00”
HPFA/B1-0 bits = “01”
HPFA/B1-0 bits = “10”
HPFA/B1-0 bits = “11”, INCA/B = “0”
HPFA/B1-0 bits = “11”, INCA/B = “1”
2
Pulse Width High
C is a registered trademark of Philips Semiconductors.
2
C Bus mode) (Note 23)
(Note 24)
(Note 25)
- 12 -
tHD:DAT
tHD:STA
tSU:DAT
tSU:STA
tSU:STO
Symbol
tCCKH
tCCKL
tHIGH
tLOW
tCSW
tCCK
tCDH
tCDS
tCSH
fSCL
tBUF
tPDV
tPDV
tPDV
tPDV
tPDV
tCSS
tPD
tSP
Cb
tR
tF
min
200
200
150
1.3
0.6
1.3
0.6
0.6
0.1
0.6
80
80
40
40
50
50
0
0
-
-
-
-
-
-
-
-
-
3088
1552
3088
1552
784
typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
max
400
400
0.3
0.3
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
[AK5702]
2007/06
Units
kHz
1/fs
1/fs
1/fs
1/fs
1/fs
pF
μs
μs
μs
μs
μs
μs
μs
μs
μs
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns