sc16c850iet NXP Semiconductors, sc16c850iet Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
sc16c850iet
Manufacturer Part Number
sc16c850iet
Description
Sc16c850 2.5 V To 3.3 V Uart, 5 Mbit/s Max. With 128-byte Fifos, Infrared Irda , And 16 Mode Or 68 Mode Parallel Bus Interface
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C850IET.pdf
(53 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
sc16c850iet,115
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
sc16c850iet,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
sc16c850iet,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC16C850_1
Product data sheet
6.2 Extended mode (128-byte FIFO)
6.3 Internal registers
Table 4.
H = HIGH; L = LOW.
The device is in the extended mode when any of these four registers contains any value
other than 0: FLWCNTH, FLWCNTL, TXINTLVL, RXINTLVL.
The SC16C850 provides a set of 25 internal registers for monitoring and controlling the
functions of the UART. These registers are shown in
Table 5.
Chip Select
CS = H
CS = L
A2
General register set (THR/RHR, IER/ISR, MCR/MSR, FCR, LCR/LSR, EFCR, SPR)
0
0
0
0
1
1
1
1
Baud rate register set (DLL/DLM)
0
0
Second special register set (TXLVLCNT/RXLVLCNT)
0
1
Enhanced feature register set (EFR, Xon1/Xon2, Xoff1/Xoff2)
0
1
1
1
1
First extra feature register set (TXINTLVL/RXINTLVL, FLWCNTH/FLWCNTL)
0
1
1
1
A1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
0
1
1
1
0
1
1
Serial port selection (Motorola interface)
Internal registers decoding
A0
0
1
0
1
0
1
0
1
0
1
1
0
0
0
1
0
1
0
0
0
1
Read mode
Receive Holding Register
Interrupt Enable Register
Interrupt Status Register
Line Control Register
Modem Control Register
Line Status Register
Modem Status Register
Scratchpad Register
LSB of Divisor Latch
MSB of Divisor Latch
Transmit FIFO Level Count
Receive FIFO Level Count
Enhanced Feature Register
Xon1 word
Xon2 word
Xoff1 word
Xoff2 word
Transmit FIFO Interrupt Level
Receive FIFO Interrupt Level
Flow Control Count High
Flow Control Count Low
2.5 V to 3.3 V UART with 128-byte FIFOs and IrDA encoder/decoder
Function
none
UART select
Rev. 01 — 10 January 2008
[2]
[3]
Write mode
Transmit Holding Register
Interrupt Enable Register
FIFO Control Register
Line Control Register
Modem Control Register
Extra Feature Control Register (EFCR)
n/a
Scratchpad Register
LSB of Divisor Latch
MSB of Divisor Latch
n/a
n/a
Enhanced Feature Register
Xon1 word
Xon2 word
Xoff1 word
Xoff2 word
Transmit FIFO Interrupt Level
Receive FIFO Interrupt Level
Flow Control Count High
Flow Control Count Low
Table
5.
[4]
SC16C850
© NXP B.V. 2008. All rights reserved.
[5]
[1]
10 of 53