a3p250l Actel Corporation, a3p250l Datasheet - Page 84
![no-image](/images/no-image-200.jpg)
a3p250l
Manufacturer Part Number
a3p250l
Description
Proasic3l Low-power Flash Fpgas With Flash*freeze Technology
Manufacturer
Actel Corporation
Datasheet
1.A3P250L.pdf
(188 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
a3p250l-1FG144
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
a3p250l-1FG144I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
a3p250l-1FG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
a3p250l-1FG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
a3p250l-1FGG144
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
a3p250l-1FGG256I
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
- Current page: 84 of 188
- Download datasheet (6Mb)
ProASIC3L DC and Switching Characteristics
Figure 2-23 • LVDS Circuit Diagram and Board-Level Implementation
2 -7 2
OUTBUF_LVDS
Differential I/O Characteristics
Physical Implementation
Configuration of the I/O modules as a differential pair is handled by Actel Designer software when
the user instantiates a differential I/O macro in the design.
Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output
Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no
support for bidirectional I/Os or tristates with the LVPECL standards.
LVDS
Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It
requires that one data bit be carried through two signal lines, so two pins are needed. It also
requires external resistor termination.
The full implementation of the LVDS transmitter and receiver is shown in an example in
Figure
receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end.
The values for the three driver resistors are different from those used in the LVPECL
implementation because the output standard specifications are different.
Along with LVDS I/O, ProASIC3 also supports Bus LVDS structure and Multipoint LVDS (M-LVDS)
configuration (up to 40 nodes).
2-23. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one
FPGA
N
P
Bourns Part Number: CAT16-LV4F12
165 Ω
165 Ω
A d v a n c e v 0. 4
140 Ω
Z
Z
0
0
= 50 Ω
= 50 Ω
100 Ω
N
P
FPGA
+
–
INBUF_LVDS
Related parts for a3p250l
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![A500K270](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Actel Corporation
Datasheet:
![A40MX04](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Actel Corporation
Datasheet:
![A500K130](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Actel Corporation
Datasheet:
![A54SX08A](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Actel Corporation
Datasheet:
![A54SX16A](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Actel Corporation
Datasheet:
![A42MX16](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Actel Corporation
Datasheet: