a3p250l Actel Corporation, a3p250l Datasheet - Page 93

• Manufacturer Part Number: a3p250l
• Description: Proasic3l Low-power Flash Fpgas With Flash*freeze Technology
• Manufacturer: Actel Corporation

Figure 2-28 • Input Register Timing Diagram
Table 2-136 • Input Data Register Propagation Delays
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Note:
Enable
Data
Clear
CLK
Preset
Out_1
ICLKQ
ISUD
IHD
ISUE
IHE
ICLR2Q
IPRE2Q
IREMCLR
IRECCLR
IREMPRE
IRECPRE
IWCLR
IWPRE
ICKMPWH
ICKMPWL
For specific junction temperature and voltage supply levels, refer to
values.
Clock-to-Q of the Input Data Register
Data Setup Time for the Input Data Register
Data Hold Time for the Input Data Register
Enable Setup Time for the Input Data Register
Enable Hold Time for the Input Data Register
Asynchronous Clear-to-Q of the Input Data Register
Asynchronous Preset-to-Q of the Input Data Register
Asynchronous Clear Removal Time for the Input Data Register
Asynchronous Clear Recovery Time for the Input Data Register
Asynchronous Preset Removal Time for the Input Data Register
Asynchronous Preset Recovery Time for the Input Data Register
Asynchronous Clear Minimum Pulse Width for the Input Data Register
Asynchronous Preset Minimum Pulse Width for the Input Data Register
Clock Minimum Pulse Width HIGH for the Input Data Register
Clock Minimum Pulse Width LOW for the Input Data Register
Input Register
Timing Characteristics
Commercial-Case Conditions: T
50%
50%
t
1
ISUE
t
IHE
50%
50%
t
ISUD
0
t
t
ICLKQ
IHD
50%
50%
J
50%
= 70°C, Worst-Case V
t
IWPRE
Description
t
A dv a n c e v 0. 4
IPRE2Q
50%
50%
t
IRECPRE
50%
t
ICLR2Q
50%
t
IWCLR
50%
50%
CC
50%
= 1.14 V
t
IRECCLR
ProASIC3L DC and Switching Characteristics
Table 2-6 on page 2-7
50%
t
ICKMPWH
t
IREMPRE
50%
50%
t
ICKMPWL
0.32 0.37
0.35 0.41
0.00 0.00
0.50 0.58
0.00 0.00
0.60 0.71
0.60 0.71
0.00 0.00
0.30 0.35
0.00 0.00
0.30 0.35
0.19 0.22
0.19 0.22
0.31 0.36
0.28 0.32
–1
for derating
Std. Units
50%
t
50%
IREMCLR
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2 - 81