f25l16pa Elite Semiconductor Memory Technology Inc., f25l16pa Datasheet - Page 16

no-image

f25l16pa

Manufacturer Part Number
f25l16pa
Description
3v Only 16 Mbit Serial Flash Memory With Dual
Manufacturer
Elite Semiconductor Memory Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
F25L16PA
Manufacturer:
ESMT
Quantity:
20 000
Part Number:
f25l16pa-100PAG
Manufacturer:
ESMT
Quantity:
8 955
Part Number:
f25l16pa-100PAG2S
Manufacturer:
ESMT
Quantity:
20 000
Company:
Part Number:
f25l16pa-100PAIG2S
Quantity:
1 492
Part Number:
f25l16pa-50PAG
Manufacturer:
ESMT
Quantity:
8 000
ESMT
64K Byte Block Erase
The 64K-byte Block Erase instruction clears all bits in the
selected block to FFH. A Block Erase instruction applied to a
protected memory area will be ignored. Prior to any Write
operation, the Write Enable (WREN) instruction must be
executed. CE must remain active low for the duration of the any
command sequence. The Block Erase instruction is initiated by
executing an 8-bit command, D8H, followed by address bits [A
4K Byte Sector Erase
The Sector Erase instruction clears all bits in the selected sector
to FFH. A Sector Erase instruction applied to a protected memory
area will be ignored. Prior to any Write operation, the Write
Enable (WREN) instruction must be executed. CE must remain
active low for the duration of the any command sequence. The
Sector Erase instruction is initiated by executing an 8-bit
command, 20H, followed by address bits [A
Elite Semiconductor Memory Technology Inc.
Figure 10: 64K-byte Block Erase Sequence
Figure 11: Sector Erase Sequence
SCK
SO
CE
SI
MODE0
MODE3
MSB
0 1 2 3 4 5 6 7 8
23
-A
0
]. Address bits
20
HIGH IMPENANCE
23
MSB
ADD.
-A
used to determine the block address (BA
bits can be V
instruction is executed. The user may poll the BUSY bit in the
Software Status Register or wait T
internal self-timed Block Erase cycle. See Figure 10 for the Block
Erase sequence.
[A
the sector address (SA
V
The user may poll the BUSY bit in the Software Status Register
or wait T
Erase cycle. See Figure 11 for the Sector Erase sequence.
IH
15 16
MS
0
. CE must be driven high before the instruction is executed.
]. Address bits [A
-A
12
ADD.
] (A
SE
23 24
MS
for the completion of the internal self-timed Sector
IL
= Most Significant address) are used to determine
or V
ADD.
MS
IH
31
-A
X
. CE must be driven high before the
), remaining address bits can be V
16
Publication Date: Jul. 2009
Revision: 1.4
] (A
MS
= Most Significant address) are
BE
for the completion of the
F25L16PA
X
), remaining address
16/33
IL
or

Related parts for f25l16pa