ipm6220 Intersil Corporation, ipm6220 Datasheet
ipm6220
Available stocks
Related parts for ipm6220
ipm6220 Summary of contents
Page 1
... Data Sheet Advanced Triple PWM and Dual Linear Power Controller for Portable Applications The IPM6220 provides a highly integrated power control and protection solution for five output voltages required in high- performance notebook PC applications. The IC integrates three fixed frequency pulse-width-modulation (PWM) controllers and two linear regulators along with monitoring and protection circuitry into a single 24 lead SSOP package ...
Page 2
Block Diagram VSEN3 GATE3 BOOST RAMP 2 CONTROLLER CLK1 CLK2 REF BOOT2 GATE LOGIC 2 UGATE2 HGDR2 HI PHASE2 PWMMD2 SHUTOFF DEADTIME VCC PWM/HYST LGATE2 LGDR2 PWM ON LO HYST ON OVP2 PGND2 HYST COMP2 VSEN2 - CLK2 OC COMP2 ...
Page 3
... Typical Application 5V MAIN SDWN1 3.3V MAIN SDWN2 5V ALWAYS IPM6220 3.3V ALWAYS 12V SDWNALL 3 IPM6220 VBATT LINEAR CONTROLLER PWM1 CONTROLLER LINEAR CONTROLLER VOLTAGE, IPM6220 CURRENT MONITORS PWM3 PWM2 CONTROLLER CONTROLLER FIGURE 2. +V BATT IPM6210 VID CODE C8051 SDWN PCM CIA ENABLE ON/OFF FIGURE 3. VBATT ...
Page 4
... Output Voltage Line and Load Regulation Under-Voltage Shut-Down Level Current Limit Threshold Over-Voltage Threshold Maximum Duty Cycle 4 IPM6220 Thermal Information Thermal Resistance (Typical, Note 1) SSOP Package . . . . . . . . . . . . . . . . . . Maximum Junction Temperature (Plastic Package .150 Maximum Storage Temperature Range . . . . . . . . . -65 Maximum Lead Temperature (Soldering 10s .300 ...
Page 5
... Power Good Threshold for PWM1 and PWM2 Output Voltages PGOOD Leakage Current PGOOD Voltage Low PGOOD Minimum Pulse Width SDWN1 Low (Off) SDWN1 High (On) SDWNALL - High (On) SDWNALL - Low (Off) Over-Temperature Shutdown Over-Temperature Hysteresis 5 IPM6220 SYMBOL TEST CONDITIONS R VSNS2 R 2UGPUP R 2UGPDN R 2LGPUP R ...
Page 6
... GND (Pin 14) Signal ground for the IC. All voltage levels are measured with respect to this pin. General Description The IPM6220 addresses the system electronics power needs of modern notebook and sub-notebook PCs. The IC integrates control circuits for two synchronous buck ...
Page 7
... MOSFETs’ source. To set the current limit, place a resistor, RSNS, between the ISEN inputs and the drain of the lower MOSFET (or optional current sense resistor). The required value of the RSNS resistor is determined from the following equation: 7 IPM6220 Rcs § RSNS ----------------- - Iocdc = ...
Page 8
... IPM6220 The mode change from hysteretic to PWM can be caused by one of two events. One event is the same mechanism that causes a PWM to hysteretic transition. But instead of looking ...
Page 9
... While the SDWNALL pin is held low, prior to T0, all outputs are off. Pulling SDWNALL high enables the 3.3V ALWAYS 9 IPM6220 and 5V ALWAYS outputs. With the 3.3V Main and 5V Main outputs enabled, at T1, the internal 5PA current sources start charging the soft start capacitors on the SDWN1 and SDWN2 pins ...
Page 10
... OUT 3.3V ALWAYS outputs. Power Good Status The IPM6220 monitors all the output voltages except for the 3.3V ALWAYS. A single power-good signal, PGOOD, is issued when soft-start is completed and all monitored outputs are within 10% of their respective set points. After ...
Page 11
... The inductor value determines the converter’s ripple current and the ripple voltage is a function of the ripple current and output capacitor(s) ESR. The ripple voltage 11 IPM6220 expression is given in the capacitor selection section and the ripple current is approximated by the following equation: V ...
Page 12
... MOSFET’s body diode. The gate-charge losses are 12 IPM6220 P UPPER P LOWER dissipated by the IPM6220 and do not heat the MOSFETs. However, a large gate-charge increases the switching time, t which increases the upper MOSFET switching losses. SW Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications ...
Page 13
... Bill of Materials and circuit board description, see Application Note AN9915. Also see Intersil’s web site (www.intersil.com) for the latest information. C3 3x1PF VBATT 1 BOOT1 3.3V ALWAYS 24 2 UGATE1 23 5V ALWAYS 6 PHASE1 22 ISEN1 21 IPM6220 BOOT2 3 LGATE1 20 PGND1 19 UGATE2 4 PHASE2 5 R10, 11 VSEN1 ISEN2 18 9 2.2K GATE3 LGATE2 ...
Page 14
... Dimension “B” does not include dambar protrusion. Allowable dam- bar protrusion shall be 0.10mm (0.004 inch) total in excess of “B” dimension at maximum material condition. 10. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact. 14 IPM6220 M24.15 24 LEAD THIN SHRINK NARROW BODY SMALL OUTLINE ...