ak4552 AKM Semiconductor, Inc., ak4552 Datasheet - Page 8

no-image

ak4552

Manufacturer Part Number
ak4552
Description
3v 96khz 24bit ?? Codec
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4552VT
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak4552VT-E2
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak4552VT-E2
Quantity:
73
Part Number:
ak4552VTP-E2
Manufacturer:
LT
Quantity:
108
Part Number:
ak4552VTP-E2
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak4552VTP-E2
Quantity:
100
ASAHI KASEI
The relationship between the clock applied to the MCLK input and sampling rate is defined Table 1. The AK4552 detects
the changes of normal speed, double speed and quad speed automatically, ADC and DAC operation in Table 2 are decided
by inputted MCLK. In case of double speed, there are normal output and 1/2 decimation output in DAC. Selected 1/2
decimation, ADC outputs “L”, but not power-down. In case of 4 times speed, there are 1/2 decimation and 1/4 decimation
output in DAC, but not normal output. Selected 1/2 and 1/4 decimation, ADC outputs “L” but not power-down. The LRCK
clock input must be synchronized with MCLK, however the phase is not critical. *fs is sampling frequency.
Changed MCLK in operation, the AK4552 need not reset by PDN pin because the AK4552 detects the change of MCLK
automatically. But ADC and DAC may occur click noise until the clock is stable. However, if the clock may be stopped
when it is changed, the AK4552 is powered down.
All external clocks (MCLK, BCLK, LRCK) must be present unless PDN = “L”. If these clocks are not provided, the
AK4552 may draw excess current and may not possibly operate properly because the device utilizes dynamic refreshed
logic internally.
MS0055-E-01
System Clock Input
128fs
192fs
256fs
384fs
512fs
768fs
64fs
96fs
MCLK
* In Table 2, “O” mark is normal output, N/A is “Not Available”.
MCLK
128fs
192fs
256fs
384fs
512fs
768fs
64fs
96fs
ADC
DAC
ADC
DAC
ADC
DAC
ADC
DAC
ADC
DAC
ADC
DAC
ADC
DAC
ADC
DAC
Table 2. Master Clock Frequency & ADC/DAC Operation
Table 1. Master Clock Frequency Example
Normal Speed
(fs=44.1kHz)
11.2896MHz
16.9344MHz
22.5792MHz
33.8688MHz
Normal Speed
N/A
N/A
N/A
N/A
OPERATION OVERVIEW
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
O
O
O
O
O
O
O
O
- 8 -
Double Speed
(fs=88.2kHz)
11.2896MHz
16.9344MHz
22.5792MHz
33.8688MHz
1/2 Decimation
1/2 Decimation
Double Speed
N/A
N/A
N/A
N/A
“L” Output
“L” Output
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
O
O
O
O
(fs=176.4kHz)
11.2896MHz
16.9344MHz
22.5792MHz
33.8688MHz
Quad Speed
N/A
N/A
N/A
N/A
1/4 Decimation
1/4 Decimation
1/2 Decimation
1/2 Decimation
Quad Speed
“L” Output
“L” Output
“L” Output
“L” Output
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
[AK4552]
2001/02

Related parts for ak4552