ak4646 AKM Semiconductor, Inc., ak4646 Datasheet - Page 72

• Manufacturer Part Number: ak4646
• Description: Stereo Codec With Mic/spk-amp
• Manufacturer: AKM Semiconductor, Inc.

■
MS0557-E-02
Speaker-amp Output
<Example>
At first, clocks should be supplied according to “Clock Set Up” sequence.
(1) Set up a sampling frequency (FS3-0 bits). When the AK4646 is PLL mode, DAC and Speaker-Amp should be
(2) Set up the path of “DAC
(3) SPK-Amp gain setting: SPKG1-0 bits = “00”
(4) Set up Timer Select for ALC (Addr: 06H)
(5) Set up REF value for ALC (Addr: 0BH)
(6) Set up LMTH0, RGAIN0, LMAT1-0 and ALC2 bits (Addr: 07H)
(7) Set up the output digital volume (Addr: 0AH and 0DH).
(8) Power Up of DAC, MIN-Amp and Speaker-Amp: PMDAC = PMBP = PMSPK bits = “0” → “1”
(9) Exit the power-save-mode of Speaker-Amp: SPPSN bit = “0” → “1”
(10) Enter the power-save-mode of Speaker-Amp: SPPSN bit = “1” → “0”
(11) Disable the path of “DAC
(12) Power Down DAC, MIN-Amp and Speaker-Amp: PMDAC = PMBP = PMSPK bits = “1” → “0”
(Addr:05H, D5&D2-0)
(Addr:0AH&0DH, D7-0)
SPKG1-0 bits
(Addr:03H, D4-3)
powered-up in consideration of PLL lock time after a sampling frequency is changed.
(Addr:02H, D3)
ALC Control 1
(Addr:00H, D5)
(Addr:07H, D6)
(Addr:00H, D2)
(Addr:00H, D4)
(Addr:02H, D7)
OVL/R7-0 bits
PMDAC bit
ALC Control 2
PMSPK bit
SPPSN bit
When OVOLC bit is “1” (default), OVL7-0 bits set the volume of both channels. After DAC is powered-up, the
digital volume changes from default value (0dB) to the register setting value by the soft transition. ALC/OVOL
are invalid to DAC when (PMADL bit = “1” or PMADR bit = “1”) and DAFIL bit = “0”.
The DAC outputs invalid voltage for 67/fs = 1.52ms@fs = 44.1kHz after powered-up, then it starts outputting
normal voltage.
Speaker-Amp output is enabled before input of MIN-Amp becomes stable, pop noise may occur.
DACS bit
“ (9) ” time depends on the time constant of external resistor and capacitor connected to MIN pin. If
PMBP bit
FS3-0 bits
ALC2 bit
SPP pin
SPN pin
(Addr:06H)
(Addr:0BH)
e.g. R=20k, C=0.1 μ F: Recommended wait time is more than 5 τ = 10ms.
0,000
00
00H
28H
91H
0
(2)
(1)
(3)
Hi-Z
(4)
SPK-Amp”: DACS bit = “0”
Figure 43. Speaker-Amp Output Sequence
Hi-Z
(5)
SPK-Amp”: DACS bit = “1”
(6)
(7)
(8)
SVDD/2
1,111
(9)
01
3CH
28H
X
Normal Output
Normal Output
- 72 -
91H
“01”
(10)
SVDD/2
“1”
(11)
Hi-Z
“0”
(12)
Hi-Z
Example:
PLL Master Mode
Audio I/F Format: MSB justified (ADC & DAC)
Sampling Frequency:44.1KHz
Digital Volume: 0dB
ALC: Enable
(1) Addr:05H, Data:27H
(4) Addr:06H, Data:3CH
(2) Addr:02H, Data:20H
(3) Addr:03H, Data:08H
(5) Addr:0BH, Data:28H
(6) Addr:07H, Data:40H
(7) Addr:0AH & 0DH, Data:91H
(10) Addr:02H, Data:20H
(11) Addr:02H, Data:00H
(12) Addr:00H, Data:40H
(8) Addr:00H, Data:74H
(9) Addr:02H, Data:A0H
Playback
[AK4646]
2007/05