ak4642e AKM Semiconductor, Inc., ak4642e Datasheet - Page 60
![no-image](/images/no-image-200.jpg)
ak4642e
Manufacturer Part Number
ak4642e
Description
Stereo Codec With Mic/hp/spk-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK4642E.pdf
(83 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4642eN
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak4642eN-L
Manufacturer:
AKM
Quantity:
20 000
ASAHI KASEI
MS0420-E-00
Addr
Addr
03H
04H
Addr
05H
BEEPL: Switch Control from MIN pin to Stereo Line Output
SPKG1-0: Speaker-Amp Output Gain Select (See Table 41)
MGAIN1: MIC-Amp Gain Control (See Table 16)
LOPS: Stereo Line Output Power-Save Mode
LOVL: Stereo Line Output Gain Select (Table 37)
DIF1-0: Audio Interface Format (See Table 13)
BCKO: BICK Output Frequency Select at Master Mode (See Table 10)
PLL3-0: PLL Reference Clock Select (See Table 4)
FS3-0: Sampling Frequency Select (See Table 5 and Table 6.) and MCKI Frequency Select (See Table 11.)
PS1-0: MCKO Output Frequency Select (Table 9)
0: OFF (Default)
1: ON
0: Normal Operation (Default)
1: Power-Save Mode
0: 0dB (Default)
1: +2dB
Default: “10” (Left jutified)
Default: “0000”(LRCK pin)
Default: “00”(256fs)
Register Name
Signal Select 2
Register Name
Mode Control 1
Register Name
Mode Control 2
When PMLO bit is “1”, BEEPL bit is enabled. When PMLO bit is “0”, the LOUT/ROUT pins go to AVSS.
FS3-0 bits select sampling frequency at PLL mode and MCKI frequency at EXT mode.
Default
Default
Default
LOVL
PLL3
PS1
D7
D7
D7
0
0
0
LOPS
PLL2
D6
PS0
D6
0
D6
0
0
- 60 -
MGAIN1
PLL1
D5
FS3
0
D5
D5
0
0
SPKG1
PLL0
D4
0
D4
D4
0
0
0
SPKG0
BCKO
D3
0
D3
D3
0
0
0
BEEPL
D2
FS2
D2
0
D2
0
0
0
DIF1
FS1
D1
D1
D1
0
0
0
1
[AK4642EN]
2005/09
DIF0
FS0
D0
D0
D0
0
0
0
0