ak4626a AKM Semiconductor, Inc., ak4626a Datasheet - Page 23
![no-image](/images/no-image-200.jpg)
ak4626a
Manufacturer Part Number
ak4626a
Description
High Performance Multi-channel Audio Codec
Manufacturer
AKM Semiconductor, Inc.
Datasheet
1.AK4626A.pdf
(40 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ak4626aVQ
Manufacturer:
ASPEED
Quantity:
12
ASAHI KASEI
The AK4626A has overflow detect function for analog input. Overflow detect function is enable if OVFE bit is set to “1”
at serial control mode. OVF pin goes to “H” if analog input of Lch or Rch overflows (more than -0.3dBFS). OVF output
for overflowed analog input has the same group delay as ADC (GD = 16/fs = 333µs @fs=48kHz). OVF is “L” for 522/fs
(=11.8ms @fs=48kHz) after PDN = “↑”, and then overflow detection is enabled.
The AK4626A has two pins for zero detect flag outputs. Channel grouping can be selected by DZFM3-0 bits if P/S = “L”
and DZFE = “L” (Table 11). DZF1 pin corresponds to the group 1 channels and DZF2 pin corresponds to the group 2
channels. However DZF2 pin becomes OVF pin if OVFE bit is set to “1”. Zero detection mode is set to mode 0 if DZFE=
“H” regardless of P/S pin. DZF1 is AND of all six channels and DZF2 is disabled (“L”) at mode 0. Table 12 shows the
relation of P/S, DZFE, OVFE and DZF.
When the input data of all channels in the group 1(group 2) are continuously zeros for 8192 LRCK cycles, DZF1(DZF2)
pin goes to “H”. DZF1(DZF2) pin immediately goes to “L” if input data of any channels in the group 1(group 2) is not
zero after going DZF1(DZF2) “H”.
MS0397-E-00
Overflow Detection
Zero Detection
“H” (parallel mode)
“L” (serial mode)
Mode
P/S pin
10
11
12
13
14
15
0
1
2
3
4
5
6
7
8
9
3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
DZFM
2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
DZFE pin
“H”
“H”
“L”
“L”
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
DZF1
DZF1
DZF1
DZF1
DZF1
DZF1
DZF2
L1
Table 12. DZF1-2 pins outputs
Table 11. Zero detect control
OVFE bit
disable
disable
DZF1
DZF1
DZF1
DZF1
DZF1
DZF2
DZF2
“0”
“1”
“0”
“1”
R1
disable (DZF1=DZF2 = “L”)
disable (DZF1=DZF2 = “L”)
- 23 -
DZF1
DZF1
DZF1
DZF1
DZF2
DZF2
DZF2
Not Available
L2
DZF mode
Selectable
Selectable
Mode 7
Mode 0
Mode 0
Mode 0
AOUT
DZF1
DZF1
DZF1
DZF2
DZF2
DZF2
DZF2
R2
AND of 6ch
AND of 6ch
AND of 6ch
DZF1
DZF1
DZF2
DZF2
DZF2
DZF2
DZF2
Selectable
Selectable
DZF1 pin
L3
“L”
DZF1
DZF2
DZF2
DZF2
DZF2
DZF2
DZF2
R3
DZF2/OVF pin
Default
OVF output
OVF output
Selectable
“L”
“L”
“L”
[AK4626A]
2005/06