ak4145 AKM Semiconductor, Inc., ak4145 Datasheet - Page 19

no-image

ak4145

Manufacturer Part Number
ak4145
Description
Digital Stereo Btsc Encoder
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4145ET
Manufacturer:
AKM
Quantity:
20 000
Part Number:
ak4145ET-E2
Manufacturer:
AKM
Quantity:
20 000
Company:
Part Number:
ak4145ET-E2
Quantity:
2 272
Company:
Part Number:
ak4145ET-E2
Quantity:
2 272
3. READ Operations
The AK4145 supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.
3-1. CURRENT ADDRESS READ
The AK4145 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to address n, the next CURRENT READ operation would
access data from the address n+1.
After receipt of the slave address when R/W bit set to “1”, the AK4145 generates an acknowledge, transmits 1byte data
which address is set by the internal address counter and increments the internal address counter by 1. After the
transmission of a data, the master can read next address’s data by generating the acknowledge instead of terminating the
read cycle after the receipt of the data. If the address exceeds TBDH prior to generating the stop condition, the address
counter will “roll over” to 00H and the previous data will be re-read. If the master does not generate an acknowledge to
the data but generates the stop condition, the AK4145 discontinues transmission.
3-2. RANDOM READ
Random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation.
The master issues the start condition, slave address(R/W=“0”) and then the register address to read. After the register
address’s acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit set to
“1”. Then the AK4145 generates an acknowledge, 1byte data and increments the internal address counter by 1. After the
transmission of a data, the master can read next address’s data by generating the acknowledge instead of terminating the
read cycle after the receipt the data. If the address exceeds TBDH prior to generating the stop condition, the address
counter will “roll over” to 00H and the previous data will be re-read. If the master does not generate an acknowledge to
the data but generates the stop condition, the AK4145 discontinues transmission.
Rev. 0.3
SDA
SDA
S
T
A
R
T
S
S
T
A
R
T
S
Slave
Address
Slave
Address
A
C
K
A
C
K
Figure 14. CURRENT ADDRESS READ
Word
Address(n)
Data(n)
Figure 15. RANDOM READ
A
C
K
A
C
K
S
T
A
R
T
S
Data(n+1)
Slave
Address
- 19 -
A
C
K
A
C
K
Data(n+2)
Data(n)
A
C
K
A
C
K
Data(n+1)
Data(n+x)
A
C
K
S
T
O
P
P
Data(n+x)
S
T
O
P
P
[AK4145]
2007/11

Related parts for ak4145