zl30136 Zarlink Semiconductor, zl30136 Datasheet
zl30136
Available stocks
Related parts for zl30136
zl30136 Summary of contents
Page 1
... Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2008, Zarlink Semiconductor Inc. All Rights Reserved. Network Interface Synchronizer Ordering Information ZL30136GGG ZL30136GGG2 64 Pin CABGA* *Pb Free Tin/Silver/Copper • Supports automatic hitless reference switching and short term holdover during loss of reference inputs • ...
Page 2
... Change Summary Changes from February 2008 issue to September 2008 issue. Page Item 1 Ordering Information ZL30136 Change Corrected ordering part number. 2 Zarlink Semiconductor Inc. Data Sheet ...
Page 3
... Serial Interface (SPI sck/scl I/B Clock for Serial Interface (LVCMOS). Serial interface clock. When i2c_en = 0, this pin acts as the sck pin for the serial interface. When i2c_en = 1, this pin acts as the scl pin (bidirectional) for the I ZL30136 Description . dd dd interface. 3 Zarlink Semiconductor Inc ...
Page 4
... H5 osco O Oscillator Master Clock Output (LVCMOS). This pin must be left unconnected when the osci pin is connected to a clock oscillator. ZL30136 Description 2 C interface. C Interface Enable (LVCMOS). If set high, the I 4 Zarlink Semiconductor Inc. ...
Page 5
... Analog Ground. 0 Volts Input I - Input, Internally pulled down Input, Internally pulled Output A - Analog P - Power G - Ground ZL30136 Description nominal. DC nominal. DC nominal. DC nominal Zarlink Semiconductor Inc. Short Form Data Sheet ...
Page 6
... B ref0 mode C sck/ cs_b/ scl asel0 D so sda E lock int_b F AV tms CORE G AV tdi SS H hold i2c_en corner is identified by metallized markings. ZL30136 ref1 sync2 apll_filter NC ref2 filter_ref0 V AV filter_ref1 ...
Page 7
... The ZL30136 synchronizes to backplane clocks and generates a synchronized and jitter attenuated Ethernet clock and a PDH clock. A typical application is shown in Figure 2. In this application, the ZL30136 translates a 19.44 MHz clock from the telecom backplane to an Ethernet clock rate for the GbE PHY and filters the jitter to ensure compliance with related clock standards ...
Page 8
...
Page 9
... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...