co561ad-l Connect One Ltd., co561ad-l Datasheet - Page 18
![no-image](/images/no-image-200.jpg)
co561ad-l
Manufacturer Part Number
co561ad-l
Description
The Co561ad-l Ichip Lan? Internet Controller? Is Part Of A Family Of Intelligent Peripheral Devices That Provides Internet Connectivity Solutions To A Myriad Of Embedded Devices.
Manufacturer
Connect One Ltd.
Datasheet
1.CO561AD-L.pdf
(32 pages)
11-3700-00
5.2.2 Miscellaneous Signals
Signal
URTINT
LMSEL
-RES
-CDH
-RIH
iChip CO561AD-L Datasheet
Type
O
O
I
I
I
Pin No.
40
65
12
60
20
UART Interrupt: This pin is for debugging purpose only.
This pin should be pulled up to VCC.
LAN Mode Select:
RESET: When -RES is LOW, iChip LAN immediately
terminates its present activity and clears its internal
logic.
-RES must be held LOW for at least 1 ms after power
stabilizes.
iChip LAN begins fetching instructions approximately
6.5 CLKO periods after ~RES going HIGH. This input is
provided with a Schmidt trigger to facilitate power-on
reset generation via an RC network.
Received LAN Package: When LOW, this signal
indicates that iChip LAN received a legal packet from
the LAN controller.
During firmware update, -RIH and -CDH are used to
display the firmware update status.
Serial Indicator Host: When LOW, this signal indicates
that iChip LAN has received a character from the host.
During firmware update, -RIH and -CDH are used to
display the firmware update status.
• When this pin is held LOW during power up
• When this pin is held LOW during power up
for at least 5 seconds, iChip LAN will
automatically enter firmware update mode.
for less than 5 seconds, it forces the iChip LAN
into auto baud rate detection.
Description
Pin Descriptions
5-4