psd511b1 STMicroelectronics, psd511b1 Datasheet - Page 12

• Manufacturer Part Number: psd511b1
• Description: Low Cost Field Programmable Microcontroller Peripherals
• Manufacturer: STMicroelectronics

8.0
Table 2.
PSD5XX Pin
Descriptions
The following table describes the pin names and pin functions of the PSD5XX. Pins that
have multiple names and/or functions are defined by user configuration.
ADIO0 – ADIO15
RD
WR
CSI
RESET
CLKIN
PA0 – PA7
PB0 – PB7
PC0 – PC7
PD0 – PD7
Pin Name
Address/ data bus
Multiple Names
1. Read
2. E
3. DS
4. LDS
Multiple Names
1. WR
2. R/W
3. WRL
Chip Select Input
Reset Input
Input clock
I/O Port A
I/O Port B
I/O Port C
I/O Port D
Pin Function
CMOS
CMOS
Type
OD
OD
I/O
I/O
I/O
I/O
I/O
or
or
I
I
I
I
I
2. Address bus, non-multiplexed
Multiple functions
1. Read signal
2. E signal (Clock)
3. Data strobe signal
4. Low byte data strobe
Multiple functions
1. Write signal
2. Read-write signal
3. Low byte write signal
Active low, select PSD5XX.
standby mode if high.
Reset I/O ports, ZPLD/macrocells,
Timers and Configuration
Registers. Active low.
Clock input to Timers, ZPLD
macrocells, ZPLD array, and APD
counter; connect to ground if clock
input not used.
Multiple functions
1. I/O port
2. ZPLD/macrocell I/O port
3. Latched address outputs
4. High address inputs (A16 – A23)
5. Timer outputs (PA0 – PA3)
Multiple functions
1. I/O port
2. ZPLD/macrocell I/O port
3. Latched address outputs
4. Timer outputs (PB0-PB3)
Multiple functions
1. I/O port
2. ZPLD input port
3. Latched address outputs
4. Data Port (D0 – D7,
Multiple functions
1. I/O port
2. ZPLD input port
3. Latched address outputs
4. Data Port (D8-D15,
1. Address/data bus, multiplexed
bus mode
bus mode
(PA0–PA7)
(PB0–PB7)
(PC0 – PC7)
non-multiplexed bus)
(PD0–PD7)
non-multiplexed bus)
Function Descriptions
(A0–A7)
(A0–A7) or (A8–A15)
(A0–A7) or (A8–A15)
(A0–A7)
PSD5XX Family
9