A43L1632V-6 AMICC [AMIC Technology], A43L1632V-6 Datasheet - Page 32

no-image

A43L1632V-6

Manufacturer Part Number
A43L1632V-6
Description
512K X 32 Bit X 4 Banks Synchronous DRAM
Manufacturer
AMICC [AMIC Technology]
Datasheet
PRELIMINARY
Read & Write Cycle with Auto Precharge @Burst Length=4
CLOCK
A10/AP
ADDR
(CL=2)
(CL=3)
CKE
RAS
CAS
DQM
BS1
BS0
CS
DQ
DQ
WE
*Note : tRCD should be controlled to meet minimum tRAS before internal precharge start.
0
Row Active
(A-Bank)
RAa
RAa
1
(In the case of Burst Length=1 & 2, BRSW mode)
(December, 2004, Version 0.0)
2
3
Row Active
(D-Bank)
RBb
RBb
4
Auto Precharge
Read with
(A-Bank)
CAa
5
6
QAa0
7
QAa0
QAa1
Auto Precharge
(A-Bank/CL=2)
8
Start Point
QAa2
QAa1
9
Auto Precharge
31
(A-Bank/CL=3)
High
Start Point
QAa3
QAa2
10
QAa3
11
12
Auto Precharge
13
Write with
(D-Bank)
DDb0 DDb1 DDb2 DDb3
DDb0
CBb
14
DDb1 DDb2 DDb3
AMIC Technology, Corp.
15
16
17
: Don't care
Auto Precharge
A43L1632
18
Start Point
(D-Bank)
19

Related parts for A43L1632V-6