L6100200 SEMIKRON [Semikron International], L6100200 Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
L6100200
Manufacturer Part Number
L6100200
Description
SKYPER 32PRO
Manufacturer
SEMIKRON [Semikron International]
Datasheet
1.L6100200.pdf
(16 pages)
SKYPER™ 32PRO -
Short Pulse Suppression (SPS)
This circuit suppresses short turn-on and off-pulses of incoming signals. This way the IGBTs are protected
against spurious noise as they can occur due to bursts on the signal lines. Pulses shorter than 625ns are
suppressed and all pulses longer than 750ns get through for 100% probability. Pulses with a length in-between
625ns and 750ns can be either suppressed or get through.
Failure Management
A failure caused by PRIM_nPWRFAIL_IN, under voltage protection, dynamic short circuit detection or external
error input will force PRIM_HALT_OUT into HIGH state (not ready to operate). The IGBTs will be switched off
(IGBT driving signals set to LOW) and switching pulses from the controller will be not transferred to the output
stage. At the same time an internal timer with a time constant of 3s is started. If no failure is present anymore, a
time of 3s after failure detection is passed and also TOP and BOT input signals are set to the LOW level for a
period of minimum t
output stage.
Halt Logic Signal (HLS)
The Halt Logic Signals PRIM_HALT_IN and PRIM_HALT_OUT show and control the drive core status. The driver
core is placed into halt mode by setting PRIM_HALT_IN into HIGH state (disable driver). This signal can gather
disable signals of other hardware components for stopping operation and switching off the IGBT. A HIGH signal
will set the driver core into HOLD and switching pulses from the controller will be not transferred to the output
stage. The input and output have Schmitt Trigger characteristic. Pull up and open collector output stages must not
be used.
9 / 16
Pulse pattern – SPS
Pulse Pattern Failure Management
Please note:
PRIM_HALT_OUT must be always connected with PRIM_HALT_IN. PRIM_HALT_OUT is not short circuit proof.
pERRRESET
> 9µs, the driver core is ready to operate and switching pulse are transferred to the
Technical Explanations
2005-06-03 – Rev02
Propagation
interlock dead time and switching time
of the IGBT chip has to be taken into
account (not shown in the pulse
pattern).
delay
© by SEMIKRON
of
the
driver,