SDA5648X SIEMENS [Siemens Semiconductor Group], SDA5648X Datasheet - Page 8

no-image

SDA5648X

Manufacturer Part Number
SDA5648X
Description
Decoder for Program Delivery Control and Video Program System PDC / VPS Decoder
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SDA5648X
Manufacturer:
INFINEON
Quantity:
69
Part Number:
SDA5648X
Manufacturer:
SIEMENS
Quantity:
1 395
Part Number:
SDA5648X
Manufacturer:
SMD
Quantity:
1 396
Part Number:
SDA5648X
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Data Transfer (Read Mode)
Step1 : To start a data transfer the master generates a Start Condition on the bus by pulling the
Step 2 : The bus master puts the chip address on the SDA line during the next eight SCL pulses.
Step 3 : The master releases the SDA line during the ninth clock pulse. Thus the slave can generate
Step 4 : During the next eight clock pulses the slave puts the addressed data byte onto the SDA
Step 5 : The reception of the byte is acknowledged by the master device which, in turn, pulls down
Step 6 : Steps no. 4 and no. 5 are repeated, until the desired amount of bytes have been read.
Step 7 : The last byte is output by the slave since it will not be acknowledged by the master.
Step 8 : To conclude the read operation, the master doesn’t acknowledge the last byte to be
Step 9 : The master gains control over the SDA line and concludes the data transfer by generating
The contents of up to 7 registers (bytes) can be read starting with byte 1 bit 7 (refer to the following
table).
Semiconductor Group
SDA line low while the SCL line is held high. The byte address counter in the decoder is
reset and points to the first byte to be output.
an acknowledge (AS) by pulling the SDA line to a low level. At this moment, the slave
switches to transmitting mode.
line.
the SDA line during the next SCL clock pulse. By acknowledging a byte, the master
prompts the slave to increment its internal address counter and to provide the output of the
next data byte.
received. A No Acknowledge by the master (NAM) causes the slave to switch from
transmitting to receiving mode. Note that the master can prematurely cease any reading
operation by not acknowledging a byte.
a Stop Condition on the bus, i. e., by producing a low/high transition on the SDA line while
the SCL line is in a high state. With the SDA and the SCL lines being both in a high state,
the I
2
C-Bus is free and ready for another data transfer to be started.
28
SDA 5648X
SDA 5648

Related parts for SDA5648X