ls7266r1 LSI Computer Systems, Inc., ls7266r1 Datasheet - Page 4

no-image

ls7266r1

Manufacturer Part Number
ls7266r1
Description
24-bit Dual-axis Quadrature Counter
Manufacturer
LSI Computer Systems, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ls7266r1-S
Manufacturer:
TI
Quantity:
301
Part Number:
ls7266r1-S
Manufacturer:
ST
0
Part Number:
ls7266r1-S
Manufacturer:
LSI
Quantity:
20 000
Part Number:
ls7266r1-SD
Manufacturer:
SCL
Quantity:
430
7266R1-012703-4
INDEX CONTROL REGISTERS: XIDR and YIDR
Either the LCNTR/LOL or the RCNTR/ABG inputs can be initialized to operate as an index input. When
initialized as such, the index signal from the encoder, applied to one of these inputs performs either the
Reset CNTR or the Load CNTR or the Load OL operation synchronously with the quadrature clocks. Note
that only one of these inputs can be selected as the Index input at a time and hence only one type of in-
dexing function can be performed in any given set-up.
The index function must be disabled in non-quadrature count mode.
Input/Output Control Register: XIOR and YIOR
The functional modes of the programmable input and output pins are written into the IORs.
7
6
7
5
Note 1 : Function selected for this pin via IOR, becomes the operating INDEX function.
Note 2: RCNTR/ABG input must also be initialized as the reset CNTR input via IOR
Note 3:
6
4
IOR
5
3
0: Select IOR addressed by X/Y input
1: Select both XIOR and YIOR together (Note: D7=1 overrides X/Y input)
4
IDR
and Pin 19 sections of the I/O Description) to be enabled. “Disable Index” causes the
non-synchronous mode to be enabled. The input, however, is not disabled in either selection.
2
“Enable Index” causes the synchronous mode for the selected index input (as described in Pin 18
3
1
2 1
0
0
1
0 : Disable inputs A and B
1 : Enable inputs A and B
0 : LCNTR/LOL pin is Load CNTR input
1 : LCNTR/LOL pin is Load OL input
0 : RCNTR/ABG pin is Reset CNTR input
1 : RCNTR/ABG pin is A and B Enable gate
0
0
0
0
1
1
1
0
1
: FLG1 pin is CARRY output; FLG2 pin is BORROW output
: FLG1 pin is COMPARE output; FLG2 pin is BORROW output
: FLG1 pin is Carry/Borrow output and FLG2 pin is U/D (FLAG register bit 5)
: FLG1 is IDX (FLAG register bit 6); FLG2 is E (FLAG register bit 4)
: Select IOR
1
1
1: Select both XIDR and YIDR (Note: D7=1 overrides X/Y input)
0: Disable Index
1: Enable Index
0: Negative Index Polarity
1: Positive Index Polarity
0: Select IDR addressed by X/Y input
0: LCNTR/LOL pin is indexed (See Note 1)
1: RCNTR/ABG pin is indexed (See Note 2)
:
Not used
: Select IDR
(See Note 3)
(See Note 3)

Related parts for ls7266r1