ST72324 STMICROELECTRONICS [STMicroelectronics], ST72324 Datasheet - Page 133

no-image

ST72324

Manufacturer Part Number
ST72324
Description
5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72324BAES
Manufacturer:
ST
0
Part Number:
ST72324BK6
Manufacturer:
ST
0
Part Number:
ST72324BK6/MFNTR
Manufacturer:
ST
0
Part Number:
ST72324BK6TA
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
ST72324BK6TA
Manufacturer:
ST
0
Part Number:
ST72324BLK4
Manufacturer:
ST
0
Company:
Part Number:
ST72324BTA
Quantity:
4 600
Part Number:
ST72324BTC
Manufacturer:
ST
Quantity:
1 831
12.9 I/O PORT PIN CHARACTERISTICS
12.9.1 General Characteristics
Subject to general operating conditions for V
Notes:
1. Data based on characterization results, not tested in production.
2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
3. When the current limitation is not possible, the V
tion. A positive injection is induced by V
on page 117
4. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for
example and leaving the I/O unconnected on the board or an external pull-up or pull-down resistor (see
based on design simulation and/or technology characteristics, not tested in production.
5. The R
scribed in
6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external
interrupt source.
Figure 69. Unused I/O Pins configured as input
ΣI
I
Symbol
INJ(PIN)
t
t
INJ(PIN)
Note: I/O can be left unconnected if it is configured as output
(0 or 1) by the software. This has the advantage of
t
greater EMC robustness and lower cost.
f(IO)out
r(IO)out
w(IT)in
V
R
C
V
V
I
lkg
I
hys
PU
S
IH
IO
IL
3)
PU
3)
Figure
Input low level voltage (standard voltage
devices)
Input high level voltage
Schmitt trigger voltage hysteresis
Injected Current on Flash device pin PB0
Injected Current on other I/O pins
Total injected current (sum of all I/O and
control pins)
Input leakage current
Static current consumption induced by each
floating input pin
Weak pull-up equivalent resistor
I/O pin capacitance
Output high to low level fall time
Output low to high level rise time
External interrupt pulse time
pull-up equivalent resistor is based on a resistive transistor (corresponding I
for more details.
70).
1)
V
DD
10kΩ
10kΩ
Parameter
UNUSED I/O PORT
UNUSED I/O PORT
1)
IN
6)
>V
ST7XXX
ST7XXX
DD
1)
5)
1)
2)
while a negative injection is induced by V
IN
DD
maximum must be respected, otherwise refer to I
, f
OSC
V
V
Floating input mode
V
C
Between 10% and
90%
DD
SS
IN
L
=50pF
=
, and T
=5V
Conditions
V
Figure 70. Typical I
SS
V
IN
V
A
V
DD
unless otherwise specified.
DD
90
80
70
60
50
40
30
20
10
0
=5V
2
4)
2.5
0.7xV
Ta=1 40°C
Ta=9 5°C
Ta=2 5°C
Ta=-45 °C
3
Min
50
0
1
3.5
PU
DD
Vdd(V)
IN
vs. V
<V
PU
4
SS
Typ
current characteristics de-
200
120
4.5
0.7
25
25
5
. Refer to
DD
5
with V
5.5
0.3xV
INJ(PIN)
Figure
Max
±25
250
+4
±4
±1
Section 12.2.2
6
IN
ST72324
DD
=V
specifica-
69). Data
133/163
SS
Unit
t
mA
CPU
kΩ
µA
pF
ns
V
V
1

Related parts for ST72324